FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-23-2003, 06:17 AM
jamesu
Guest
 
Posts: n/a
Default for you LRM gurus

Please, someone tell me where in the LRM there is
a definition of what the "left bound" of a range is.
In particular, for a floating type's range.

type foo is range 1.0 to 5.0;
constant c : real := foo'left;

The builtin attribute "'LEFT" returns the left bound,
but I can't find where they define the concept of
"left of" or "left bound" in the LRM.

Reply With Quote
  #2 (permalink)  
Old 10-24-2003, 01:10 PM
Edwin Naroska
Guest
 
Posts: n/a
Default Re: for you LRM gurus

Hi,

I do not match the requested profile ;-) but you may try the
the following links:

http://www.vhdl.org/comp.lang.vhdl/h...html#left%20of
(or http://www.vhdl.org/comp.lang.vhdl/html3/gloss_fr.html)

Further, IMHO the corresponding section in the VHDL LRM is
3.1 Scalar types:

"...
For values of discrete or physical types, a value V1 is
said to be to the left of a value V2 within a given range if
both V1 and V2 belong to the range and either the range
is an ascending range and V2 is the successor of V1 or
the range is a descending range and V2 is the predecessor
of V1. A list of values of a given range is in left to
right order if each value in the list is to the left
of the next value in the list within that range,
except for the last Value in the list.
...."

(this is from the VHDL'93 LRM version)

--
Edwin


jamesu wrote:
> Please, someone tell me where in the LRM there is
> a definition of what the "left bound" of a range is.
> In particular, for a floating type's range.
>
> type foo is range 1.0 to 5.0;
> constant c : real := foo'left;
>
> The builtin attribute "'LEFT" returns the left bound,
> but I can't find where they define the concept of
> "left of" or "left bound" in the LRM.
>


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Synthesis and EDIF gurus..... motty FPGA 0 01-09-2006 12:22 AM
Synthesis and EDIF gurus..... motty FPGA 0 01-09-2006 12:06 AM


All times are GMT +1. The time now is 09:14 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved