FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-14-2003, 05:35 AM
Jeremy Pyle
Guest
 
Posts: n/a
Default XST Process Failure

I am creating some image processing hardware and one of the things I would
like to do is to store part of an image as a signal in my architecture. I
have it declared as:

type T_IMAGEROWS is array(0 to 4) of UNSIGNED(0 to 511);

When I instantiate this in my code, the code no longer synthesizes. If I
try to synthesize the architecture without this in there, it works fine.
When I put this in I get the following error:

ERROR:Portability:3 - This Xilinx application has run out of memory or has
encountered a memory conflict. Current memory usage is 1398696 kb. Memory
problems may require a simple increase in available system memory, or
possibly a fix to the software or a special workaround. To troubleshoot or
remedy the problem, first: Try increasing your system's RAM.
Alternatively, you may try increasing your system's virtual memory or swap
space. If this does not fix the problem, please try the following: Search
the Answers Database at support.xilinx.com to locate information on this
error message. If neither of the above resources produces an available
solution, please use Web Support to open a case with Xilinx Technical
Support off of support.xilinx.com. As it is likely that this may be an
unforeseen problem, please be prepared to submit relevant design files if
necessary.

I am using the XiLinx webpack version 5.2 and I have the latest service
pack. Can I just not instantiate local data this large?

Thanks,

Jeremy Pyle


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
what is the difference between two process model & one process model GrIsH FPGA 6 01-12-2009 03:26 PM
Virtex4 burn-in failure [email protected] FPGA 10 01-14-2008 03:39 PM
SDF sim failure: 8.2i/Spartan-3 Evan Lavelle FPGA 2 10-24-2006 09:49 AM
Xilinx 8.1.02i map failure johnp FPGA 2 02-22-2006 08:06 AM
OCIDEC3 testbench failure Mark McDougall FPGA 3 03-22-2005 05:26 AM


All times are GMT +1. The time now is 11:35 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved