FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-16-2006, 06:56 AM
Avion
Guest
 
Posts: n/a
Default Xilinx BlockRam: VHDL Model

Hi,
i am trying to implement RAMB16_S9_S36 Block ram in Spartan IIE, which
does not support it. My aim is to utilize RAMB4_Sn_Sm in such a way to
make it a RAMB16_S9_S36, but it may have less number of address, i.e.
depth can be different than original RAMB16_S9_S36. can anyone help me
out? or someone can give me a complete VHDL model of this RAMB16_S9_S36
which must be either technology independant or at the most it must use
xilinx RAMB4_Sn_Sm ram. Thanks

Reply With Quote
  #2 (permalink)  
Old 09-18-2006, 02:10 PM
Amal
Guest
 
Posts: n/a
Default Re: Xilinx BlockRam: VHDL Model

Avion wrote:
> Hi,
> i am trying to implement RAMB16_S9_S36 Block ram in Spartan IIE, which
> does not support it. My aim is to utilize RAMB4_Sn_Sm in such a way to
> make it a RAMB16_S9_S36, but it may have less number of address, i.e.
> depth can be different than original RAMB16_S9_S36. can anyone help me
> out? or someone can give me a complete VHDL model of this RAMB16_S9_S36
> which must be either technology independant or at the most it must use
> xilinx RAMB4_Sn_Sm ram. Thanks


You can write memory models that can be inferred in by Xilinx XST or
Synplify, or other synthesis tools. Take a look at Xilinx XST manual
or Synplify reference manual. They have snippets that show you how to
code generic RAMs.

If you still needed more help let me know.

-- Amal

Reply With Quote
  #3 (permalink)  
Old 09-19-2006, 06:58 AM
Avion
Guest
 
Posts: n/a
Default Re: Xilinx BlockRam: VHDL Model

Hi,
can u provide and example showing implementation of Blockram of 4
KByetes using RAMB4_Sn_Sm? thanks for the XST tip, will let you know
the result.
Regards.
Amal wrote:
> Avion wrote:
> > Hi,
> > i am trying to implement RAMB16_S9_S36 Block ram in Spartan IIE, which
> > does not support it. My aim is to utilize RAMB4_Sn_Sm in such a way to
> > make it a RAMB16_S9_S36, but it may have less number of address, i.e.
> > depth can be different than original RAMB16_S9_S36. can anyone help me
> > out? or someone can give me a complete VHDL model of this RAMB16_S9_S36
> > which must be either technology independant or at the most it must use
> > xilinx RAMB4_Sn_Sm ram. Thanks

>
> You can write memory models that can be inferred in by Xilinx XST or
> Synplify, or other synthesis tools. Take a look at Xilinx XST manual
> or Synplify reference manual. They have snippets that show you how to
> code generic RAMs.
>
> If you still needed more help let me know.
>
> -- Amal


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Xilinx Spartan FPGA BlockRAM in Simulation [email protected] FPGA 1 06-17-2008 03:44 PM
How to resolve a Xilinx 8.1 BlockRAM problem Weng Tianxiang FPGA 4 09-04-2006 04:39 PM
Xilinx FPGA - Behaviorial Model Transferred Instead of Place-and-routed Model Chloe FPGA 4 12-07-2005 07:15 AM
Xilinx BlockRAM Memory initialization for ModelSim David FPGA 1 01-04-2005 12:17 PM
VHDL model of Xilinx's Rocket I/O MGT Tim FPGA 5 07-26-2004 03:41 PM


All times are GMT +1. The time now is 08:43 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved