FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-04-2007, 12:38 PM
Guest
 
Posts: n/a
Default VHDL'87: avoiding FATAL ERROR when "Failed to open VHDL file" occurs

Hi all,

i think a simulation environment should be able to cope with new input
files without collapsing, just because there is an optional input file
missing.
EVEN IF VHDL'87 is indeed VERY POOR as far as file handling is
concerned
(the line
file stimulus: TEXT is in "optionalstuff.dat";
always leads to a FATAL error in case the file is missing)

does anyone know a way to avoid the "file not found" bug?

maybe some Modelsim setting?

thanx
sean

Reply With Quote
  #2 (permalink)  
Old 09-04-2007, 09:17 PM
Jonathan Bromley
Guest
 
Posts: n/a
Default Re: VHDL'87: avoiding FATAL ERROR when "Failed to open VHDL file" occurs

On Tue, 04 Sep 2007 04:38:29 -0700, [email protected] wrote:

>i think a simulation environment should be able to cope with new input
>files without collapsing, just because there is an optional input file
>missing.
>EVEN IF VHDL'87 is indeed VERY POOR as far as file handling is
>concerned


Stop futzing around with VHDL-87's ghastly file arrangements and
use VHDL-93 style instead. It's only slightly better, but at
least it offers you the chance to recover gracefully from a
file-open failure.

Not that you can do much about it. VHDL conspicuously lacks
any way to investigate or explore the host file system, so
if you can't open the file you wanted, there's little chance
of getting VHDL to find the file somewhere else.

The right solution is to hard-code the filenames in your
VHDL sim, then wrap the simulation in a Tcl script that
carefully puts the right files in the right places for the
simulation (and moves any output files from their hard-coded
places to somewhere more useful once the sim is done).
Tcl is very good indeed at messing with the host file system
to find files, create directories, invent unique filenames
based on the system date and time, and so forth. VHDL
(any flavour) is useless for such things.
--
Jonathan Bromley, Consultant

DOULOS - Developing Design Know-how
VHDL * Verilog * SystemC * e * Perl * Tcl/Tk * Project Services

Doulos Ltd., 22 Market Place, Ringwood, BH24 1AW, UK
[email protected]
http://www.MYCOMPANY.com

The contents of this message may contain personal views which
are not the views of Doulos Ltd., unless specifically stated.
Reply With Quote
  #3 (permalink)  
Old 09-04-2007, 10:06 PM
kenm
Guest
 
Posts: n/a
Default Re: VHDL'87: avoiding FATAL ERROR when "Failed to open VHDL file" occurs

On Sep 4, 12:38 pm, [email protected] wrote:
> Hi all,
>
> i think a simulation environment should be able to cope with new input
> files without collapsing, just because there is an optional input file
> missing.
> EVEN IF VHDL'87 is indeed VERY POOR as far as file handling is
> concerned
> (the line
> file stimulus: TEXT is in "optionalstuff.dat";
> always leads to a FATAL error in case the file is missing)
>
> does anyone know a way to avoid the "file not found" bug?
>
> maybe some Modelsim setting?
>
> thanx
> sean


Hi Sean,

The "-absentisempty" option on the "vsim" command in ModelSim will do
what you need.

e.g. vsim -absentisempty top_level_of_your_design

It will actually behave as if the file is present, but empty, which is
probably the best way to handle this.

Cheers,

Ken Morrow,
Morrow Electronics Limited, UK
www.morro.co.uk
(website still under construction after change of ISP)

Email address is invalid. Delete the letter after my first name for
the real address.


Reply With Quote
Reply

Bookmarks


Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
ModelSim Error : "Fatal error in Process determine_phase_shift" during post synthesis of Xilinx vhd fpgaengineer VHDL 7 03-12-2007 08:24 PM
Error: VHDL Use Clause error at quartustest.vhd(6): design library "IEEE" does not contain primary unit "std_logic_textio" feiyang VHDL 1 11-23-2006 03:08 AM
Avoiding "Bad Synchronous Description" Error when Synthesizing Takuon Soho VHDL 5 03-09-2005 05:41 AM
XILINX System Generator "fatal error" Jan Losansky FPGA 2 05-04-2004 09:19 AM


All times are GMT +1. The time now is 12:01 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved