FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > VHDL
using 2 diffrent clock rates in a design.

VHDL comp.lang.vhdl newsgroup / Usenet

LinkBack

Thread Tools

Display Modes

#1 (permalink)

01-25-2006, 08:12 AM

Abs

Guest

Posts: n/a

using 2 diffrent clock rates in a design.

Hi friends.
how r u all doing,
well i have a doubt here. i have to write a tcl script to produce an
input from a file at a clock rate "clk1" and then capture the output of
the DUT at a diffrent clock rate say "clk2". now i have to give input
to DUT at a while loop and then capture at a diffrent loop. i'am facing
problem here/
any clues or ideas how to proceed..
plzz reply soon..

thanks

bye

Bookmarks

« Searching for resources | using 2 diffrent clock rates in a design. »

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
will there be any problem with diffrent version of sysgen & EDK	Narendra Sisodiya	FPGA	4	04-25-2008 09:20 PM
Seeing failures when clocking system-synchronous inter-FPGA interfaces at lower clock rates	[email protected]	FPGA	3	07-13-2007 09:52 PM
XPower: Can't change activity rates	Saumil Merchant	FPGA	0	06-19-2007 05:52 AM
Max clock rates in standard cell?	Tim Neeson	Verilog	3	07-05-2006 07:38 PM
Request for 28 BIT ADDER maximum clock rates for Vertex II FPGAs	Bill Hanna	FPGA	1	08-11-2004 11:26 PM

All times are GMT +1. The time now is 11:56 AM.