FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-08-2005, 07:04 PM
streita
Guest
 
Posts: n/a
Default tool for graphical scematic design entry?

Hi all,

i'am now allmost 3 years in asic development was using visual elite
from summit for design entry. the problem is that the database is
binary and you are dependend on that tool. now im really interested in
some graphical schemetic entry tool just for creating hirarchical block
diagrams and with posibillity of interconnecting that blocks. Parallel
i wish to have a window with the created framework source code that i
can extend. If i add ports in the source window the graphical window
should recognise that and add the port in the schematic.
That feature forward and backward compatibility i.e. from source to
graphic and visa versa i know from the software development tool
"together". there you can create class diagramms graphically. parallel
you have the source window and if you add methods or members the
graphic will update imediatly.

does any one know a standalone graphical entry tool that creates vhdl
source coade and with a visa versa update functionality?

Andreas

Reply With Quote
  #2 (permalink)  
Old 09-09-2005, 01:16 AM
Mike Treseler
Guest
 
Posts: n/a
Default Re: tool for graphical scematic design entry?

streita wrote:

> i'am now allmost 3 years in asic development was using visual elite
> from summit for design entry. the problem is that the database is
> binary and you are dependend on that tool.


The only way to eliminate this problem is to
use text as your source format.

> now im really interested in
> some graphical schemetic entry tool just for creating hirarchical block
> diagrams and with posibillity of interconnecting that blocks. Parallel
> i wish to have a window with the created framework source code that i
> can extend.


Emacs vhdl-mode provides port and compose operations
that can automate the pasting and "wiring" up design
blocks using only text.

> If i add ports in the source window the graphical window
> should recognise that and add the port in the schematic.


Most synthesis programs can draw block diagrams
from the finished code.

> does any one know a standalone graphical entry tool that creates vhdl
> source coade and with a visa versa update functionality?


The graphical editors for VHDL that I have
evaluated generate ugly code in one direction
and are very fussy about the other direction.
Consider editing text and letting the computer
draw the diagrams.

-- Mike Treseler
Reply With Quote
Reply

Bookmarks


Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
What graphical entry/documentation tools? jamesp Verilog 4 12-09-2005 10:56 PM
What graphical entry/documentation tools? jamesp FPGA 2 12-09-2005 02:31 PM
ANN: Graphical Testbench Tool Download Scott Thibault FPGA 2 02-20-2004 02:45 PM
Xilinx Design entry via Schematic Capture - What tool to use ? Symon FPGA 8 11-18-2003 06:22 PM


All times are GMT +1. The time now is 12:27 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved