FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-30-2006, 04:36 PM
aravind
Guest
 
Posts: n/a
Default Synthesizable VHDL

I've heard only synthesizable on rtl descriptions can be realized on
hardware.
So how do we write rtl descriptions? What are the do's and dont's while
writing a vhdl code for synthesis?

Reply With Quote
  #2 (permalink)  
Old 10-30-2006, 04:43 PM
Mike Treseler
Guest
 
Posts: n/a
Default Re: Synthesizable VHDL

aravind wrote:
> I've heard only synthesizable on rtl descriptions can be realized on
> hardware.
> So how do we write rtl descriptions? What are the do's and dont's while
> writing a vhdl code for synthesis?
>

Do use a synchronous process.
Don't use "wait for".
Do start with some known-good examples.

http://home.comcast.net/~mike_treseler/
Reply With Quote
  #3 (permalink)  
Old 10-30-2006, 06:18 PM
ajjc
Guest
 
Posts: n/a
Default Re: Synthesizable VHDL

Aravind,
Besides the wonderful examples by Mike Treseler,
check out some synthesis centric books, like:

RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and
Scalability
by Pong P. Chu

The website, with code and other collateral is:
http://academic.csuohio.edu/chu_p/rtl/index.html

I'm using this book in an HDL class I'm teaching, and finding it very
useful for synthesis
related issues

alan

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
sqrt(a^2 + b^2) in synthesizable VHDL? Marko S FPGA 11 05-12-2006 06:57 PM
question on timing in synthesizable vhdl Mike Treseler VHDL 5 09-13-2005 12:07 PM
synthesizable vhdl coding style sam FPGA 2 02-19-2005 02:38 AM
VHDL simple question: is 2-D array synthesizable Jimmy FPGA 6 05-26-2004 03:31 PM


All times are GMT +1. The time now is 05:38 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved