FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-28-2006, 05:07 AM
Robert Winsor
Guest
 
Posts: n/a
Default Sub-bit transition state?

I am a student, new to CPLD design, and I am working with the Xilinx
Webpack ISE software.

Does anyone know the proper syntax, if possible, to have just one
particular bit of a vector determine a state transition within the State
Machine editor?

I know how to write the code to do this, but want to know how to do it
using the State Machine editor, for reasons pertaining to updating the
system design.

In other words, lets say I have a counter, 8 bits wide, but I want a
particular state executed every time the third bit is a "1", and another
state executed when it is a zero. I can't seem to find the syntax to
enter into the transition statement to get the software to allow it.

Also, being able to do this with groups of bits within a much larger
vector would be very helpful (ie using three neighboring bits nested
within a 24 bit counter to control a few state transitions).

Thanks for any help or advice, even if it might be directing me toward a
more suitable newsgroup for this question!

Cheers,
Robert Winsor
Reply With Quote
  #2 (permalink)  
Old 10-28-2006, 05:12 AM
Robert Winsor
Guest
 
Posts: n/a
Default Re: Sub-bit transition state?

Ignore this request. I thought I knew how to do this, and it turns out
I was doing it correctly, but Windoze strikes again.
I rebooted and the syntax that previously created errors now works great.

Cheers,
Robert Winsor

Robert Winsor wrote:
> I am a student, new to CPLD design, and I am working with the Xilinx
> Webpack ISE software.
>
> Does anyone know the proper syntax, if possible, to have just one
> particular bit of a vector determine a state transition within the State
> Machine editor?
>
> I know how to write the code to do this, but want to know how to do it
> using the State Machine editor, for reasons pertaining to updating the
> system design.
>
> In other words, lets say I have a counter, 8 bits wide, but I want a
> particular state executed every time the third bit is a "1", and another
> state executed when it is a zero. I can't seem to find the syntax to
> enter into the transition statement to get the software to allow it.
>
> Also, being able to do this with groups of bits within a much larger
> vector would be very helpful (ie using three neighboring bits nested
> within a 24 bit counter to control a few state transitions).
>
> Thanks for any help or advice, even if it might be directing me toward a
> more suitable newsgroup for this question!
>
> Cheers,
> Robert Winsor

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Transition Coverage in SV Shenli Verilog 1 06-26-2007 11:16 AM
Transition from ASIC to FPGA From_ASIC_2_FPGA FPGA 19 04-07-2007 03:28 PM
Transition and reaction difference in FSM? Davy Verilog 34 01-07-2007 03:14 AM
State machine transition on internal signals - is it legal? Divyang M VHDL 9 05-18-2005 05:58 PM
State machine transition on internal signals -- is it legal? Divyang M VHDL 1 05-15-2005 11:36 AM


All times are GMT +1. The time now is 02:11 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved