FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-16-2004, 10:32 PM
Drew
Guest
 
Posts: n/a
Default Simulating Bidirectional Pins - How is it displayed?

Hello all,

I am kind of confused how is bidirectional pin displayed in the
Waveform Simulation. In my waveform file I have A as an bidirectional
pin but when I run simulation one more pin name appears called
A~result. I guess that's the output and the other one which is
displayed as A is input in simulation. But I need to know more like,
are those pins supposed to be displaying same waveform? If not which
one is a true waveform. I am trying to find some help on this in
Quartus but I cannot see it.

Your help is appreciated
Drew
Reply With Quote
  #2 (permalink)  
Old 07-26-2004, 03:34 PM
wieli1
Guest
 
Posts: n/a
Default Re: Simulating Bidirectional Pins - How is it displayed?

Hello

Which simulator do you use?
Within the ModelSim simulator, which i prefer, input data and output
data are displayed in different colors.

Further details on your simulator would be helpful.

hth
wieli
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Verilog: Simulating Transport Delays on Bidirectional Tristate Lines Kevin Neilson Verilog 2 02-20-2007 09:18 PM
Verilog: Simulating Transport Delays on Bidirectional Tristate Lines Kevin Neilson FPGA 0 02-16-2007 10:16 PM
How Bidirectional (AHDL) or INOUT (VHDL) are displayed in the Waveform Simulation? Drew FPGA 3 07-20-2004 01:54 AM
Implementing Bidirectional pins Prashant FPGA 8 10-01-2003 09:28 AM


All times are GMT +1. The time now is 04:42 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved