FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-12-2006, 09:56 PM
Guest
 
Posts: n/a
Default Simulate VHDL core model with C program

Hi,

I have a VHDL model of a CPU core, say ARM soft core. Now, I am trying
to run some C programs on this VHDL core model to see if this core
functions right. How can I do this VHDL-C co-simulation in Modelsim? Do
I have to create some RAM model to preload the program, then feed the
RAM to the core? Is there any other ways to do this kind of simulation?

Please help, Many thanks in advance!

Yu

Reply With Quote
  #2 (permalink)  
Old 11-12-2006, 11:29 PM
Paul Uiterlinden
Guest
 
Posts: n/a
Default Re: Simulate VHDL core model with C program

[email protected] wrote:

> Hi,
>
> I have a VHDL model of a CPU core, say ARM soft core. Now, I am
> trying
> to run some C programs on this VHDL core model to see if this core
> functions right. How can I do this VHDL-C co-simulation in Modelsim?
> Do I have to create some RAM model to preload the program, then feed
> the RAM to the core? Is there any other ways to do this kind of
> simulation?


One way would be using Seamless by Mentor Graphics:
http://www.mentor.com/products/fv/hw...less/index.cfm

--
Paul.
www.aimcom.nl
email address: switch x and s
Reply With Quote
  #3 (permalink)  
Old 11-13-2006, 10:04 AM
Hans
Guest
 
Posts: n/a
Default Re: Simulate VHDL core model with C program

Hi Yu,

<[email protected]> wrote in message
news:[email protected] ups.com...
> Hi,
>
> I have a VHDL model of a CPU core, say ARM soft core. Now, I am trying
> to run some C programs on this VHDL core model to see if this core
> functions right. How can I do this VHDL-C co-simulation in Modelsim? Do
> I have to create some RAM model to preload the program, then feed the
> RAM to the core?


Yes, you are correct, this is probably the simplest way. If you look at my
design (http://www.ht-lab.com/freecores/cpu8086/cpu86.html) and many others
on the web you will find a simular setup. I use some LPM memory from Altera
that can load a hex file during elaboration. Thus my development flow is

1) compile code
2) create hex file and write to work directory
3) issue a restart -f
4) run simulation, find bug
5) change code, goto 1

A nice feature of these LPM memories and Quartus is that you can do the same
on a prototype board, i.e. you can re-load the memories without reloading
your whole design,

Hans
www.ht-lab.com


> Is there any other ways to do this kind of simulation?
>
> Please help, Many thanks in advance!
>
> Yu
>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
How to simulate a Verilog model with some VHDL module iside it subin Verilog 1 09-10-2007 10:33 PM
best way to simulate multi core architecture ? TheWhizKid Verilog 6 09-27-2005 05:36 PM
Why do VHDL gate level models simulate slower than verilog [email protected] FPGA 3 06-09-2005 02:25 AM
how can I simulate the vhdl and verilog mixed design in modelsim? Jimmy FPGA 2 08-30-2004 07:18 PM
How to simulate and model memory by using verilog? Li Yijun Verilog 5 07-30-2003 08:35 PM


All times are GMT +1. The time now is 07:25 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved