FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-27-2006, 03:46 PM
Mounard le Fougueux
Guest
 
Posts: n/a
Default Simplex in VHDL/FPGA

Hi

I'm need to implement a simplex linear programming solution in an
FPGA/VHDL. The object is to take blocks of data samplse from an ADC and
solve a linear cost + linear constraints classical Lin-Prog for each block.

my focus of interest is in ultimately doing this in an FPGA/ASIC - not
in a processor or group of processors.

If you have looked into this before, please let me know what you think!
Thanks
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Aurora simplex channel problems MM FPGA 0 12-01-2006 11:21 PM
Simlex in VHDL/FPGA Mounard le Fougueux FPGA 0 09-27-2006 03:47 PM
newbie wants to do VHDL on an FPGA [email protected] FPGA 12 06-26-2006 06:28 PM
from VHDL to FPGA elesser FPGA 6 06-12-2006 10:28 PM
Getting started VHDL, VHDL for Dummies, Easy Steps for FPGA experiments Kutaj Vamor FPGA 4 10-03-2005 12:46 AM


All times are GMT +1. The time now is 04:18 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved