FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-18-2003, 03:24 PM
Slawek Grabowski
Guest
 
Posts: n/a
Default Seeking Free ASIC Design Kit.

Dear All,
does anyone know any free ASIC Design Kits available for downloading ?
It should include at least the following:
- Synopsys Design Compiler libraries.
- Memory Generator
- Physical Libraries (Cadence LEF format)

Best Regards,
Slawek Grabowski





Reply With Quote
  #2 (permalink)  
Old 09-19-2003, 08:10 AM
Petter Gustad
Guest
 
Posts: n/a
Default Re: Seeking Free ASIC Design Kit.

"Slawek Grabowski" <[email protected]> writes:

> Dear All,
> does anyone know any free ASIC Design Kits available for downloading ?
> It should include at least the following:
> - Synopsys Design Compiler libraries.
> - Memory Generator
> - Physical Libraries (Cadence LEF format)


www.artisan.com. You can get libraries for free. Support is not free
though.

Petter

--
A: Because it messes up the order in which people normally read text.
Q: Why is top-posting such a bad thing?
A: Top-posting.
Q: What is the most annoying thing on usenet and in e-mail?
Reply With Quote
  #3 (permalink)  
Old 09-19-2003, 03:58 PM
Slawek Grabowski
Guest
 
Posts: n/a
Default Re: Seeking Free ASIC Design Kit.

Thank You Petter!
Slawek Grabowski

"Petter Gustad" <[email protected]> wrote in message
news:[email protected]
> "Slawek Grabowski" <[email protected]> writes:
>
> > Dear All,
> > does anyone know any free ASIC Design Kits available for downloading ?
> > It should include at least the following:
> > - Synopsys Design Compiler libraries.
> > - Memory Generator
> > - Physical Libraries (Cadence LEF format)

>
> www.artisan.com. You can get libraries for free. Support is not free
> though.
>
> Petter
>
> --
> A: Because it messes up the order in which people normally read text.
> Q: Why is top-posting such a bad thing?
> A: Top-posting.
> Q: What is the most annoying thing on usenet and in e-mail?



Reply With Quote
  #4 (permalink)  
Old 09-20-2003, 03:22 PM
hamilton
Guest
 
Posts: n/a
Default WAS: Seeking Free ASIC Design Kit. IS: top posting

If top posting is the "WRONG" way to respond to a posting,
Why do all the browser place the cursor at the top .

You would think that someone somewhere would have thought this out
and placed the cursor at the bottom.

Live with it.

PS: do you leave the seat up ?

Petter Gustad wrote:
> "Slawek Grabowski" <[email protected]> writes:
>
>
>>Dear All,
>>does anyone know any free ASIC Design Kits available for downloading ?
>>It should include at least the following:
>> - Synopsys Design Compiler libraries.
>> - Memory Generator
>> - Physical Libraries (Cadence LEF format)

>
>
> www.artisan.com. You can get libraries for free. Support is not free
> though.
>
> Petter
>


Reply With Quote
  #5 (permalink)  
Old 09-20-2003, 05:30 PM
nospam
Guest
 
Posts: n/a
Default Re: WAS: Seeking Free ASIC Design Kit. IS: top posting

hamilton <[email protected]> wrote:

>If top posting is the "WRONG" way to respond to a posting,
>Why do all the browser place the cursor at the top .


Because it only encourages dumb f**ks like you not to trim anything they
quote.

>Live with it.


I don't have to *plonk*.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
free video course fpga or asic [email protected] FPGA 1 07-19-2008 08:39 AM
Free ASIC & EDA/ISD Magazines Gary FPGA 0 12-31-2005 06:36 AM
Free ASIC & EDA/ISD Magazines Gary Verilog 0 12-31-2005 06:36 AM
Free ASIC estimation tool at www.ChipEstimate.com [email protected] Verilog 1 03-14-2005 05:07 AM
Seeking Free ASIC Design Kit. Slawek Grabowski Verilog 4 09-20-2003 05:30 PM


All times are GMT +1. The time now is 04:25 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved