FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-12-2006, 10:59 AM
Guest
 
Posts: n/a
Default regarding tla2vcd conversion

hi,

Is there any way to set the starting time and end timing for the signal
conversion from the tla2vcd?

Is there any way to change the timing interval for sampling in tla2vcd

is there any standard file format or file structure for tla file, if so
please snd me the info

thanks

aravinda b

Reply With Quote
  #2 (permalink)  
Old 09-12-2006, 08:52 PM
Guest
 
Posts: n/a
Default Re: regarding tla2vcd conversion

[email protected] wrote:

[I received your email yesterday but didn't get the chance to reply to
it.]


> Is there any way to set the starting time and end timing for the signal
> conversion from the tla2vcd?
>
> Is there any way to change the timing interval for sampling in tla2vcd


Looking at the sourcecode in the gtkwave tarball, it looks like no for
both. Given that the process() function is about 250 lines, it doesn't
appear hard to figure out the file format: you might want to look at
the regcomp() statements at the beginning of the function.
Additionally, it wouldn't be hard to limit what writes to the VCD file
as you could simply limit the time range that prints to the output
file.


> is there any standard file format or file structure for tla file, if so
> please snd me the info


You'd have to ask Emil as he's the one who wrote tla2vcd.c.

-Tony

Reply With Quote
Reply

Bookmarks


Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
conversion from .csv to .vcd? eastfar Verilog 1 10-28-2008 07:37 PM
Xilinx Conversion 3.1 --> 6.1 Max FPGA 5 07-13-2005 03:02 AM
help conversion code right one srinukasam VHDL 1 07-06-2005 06:13 PM
conversion spartan VHDL 6 05-28-2004 10:21 PM
Re: TYPE CONVERSION Yahoo VHDL 0 08-06-2003 07:12 PM


All times are GMT +1. The time now is 11:55 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved