FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > VHDL
Refresh rate in DDR-SDRAM

VHDL comp.lang.vhdl newsgroup / Usenet

LinkBack

Thread Tools

Display Modes

#1 (permalink)

01-06-2005, 09:19 AM

Raghavendra

Guest

Posts: n/a

Refresh rate in DDR-SDRAM

HI all,
I wanted to know about how refersh rate is calculated.Average
Refresh rate for 256Mb is 7.8u & for 128 Mb it is 15 us.I read in a
doc that its 64ms/No.of rows.I read in a document that 8 auto-refresh
commands can be posted to SDRAM to improve scheduling of tasks.
There are two timing parameters
1.Refresh to refresh command interval
2.Average periodic refresh interval.

How are they related.

Please somebody clear my doubt..

Thanks in advance,
Raghavnedra.S

Bookmarks

« Procedure exit - simulation result | Unable to answer directly to posts »

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
For SDRAM, is it ok to give it faster refresh rate than datasheet?	news reader	Verilog	4	04-13-2007 01:28 PM
Refresh rate in DDR-SDRAM	Raghavendra	FPGA	1	01-06-2005 01:39 PM
Refresh rate of DDR-SDRAM	Raghavendra	Verilog	0	01-06-2005 09:18 AM
Virtex-E Select-RAM refresh rate	Stefan Tillich	FPGA	1	09-01-2003 07:44 PM

All times are GMT +1. The time now is 11:51 AM.