FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-29-2003, 01:56 PM
David Jones
Guest
 
Posts: n/a
Default Re: Multiple event result

In article <[email protected] >,
arkaitz <[email protected]> wrote:
>Hi,
>
>I have a doubt about the result of a VHDL code when simulating.
>
>I'd like to know result of a Process statement when two or more events
>on the signals of the sensitivity list happen simultaneously.
>
>Here's a little example:
>
>PROCESS (a, b, c)
>BEGIN
>
> if (a = '1') then
> result <= a;
> elsif (b = '0') then
> result <= b;
> elsif (c'event) then
> result <= c;
> end if;
>
>END PROCESS;
>
>So, imagine an hypotetical case where ocurs an event on the three
>signal a, b and c. Which would be the value of "result"?


Depends on the values of a/b/c.

There is only one driver for result in this process - the process itself
contributes the driver.

If there are concurrent events, then this is treated the same way as
single events - the process is triggered, and it computes a value for
result based on the logic.

Note, however, that this code is not recommended. Due to delta delays,
the events on a/b/c may not actually truly be concurrent, but may arrive
in any order, even though they appear to happen at the same simulator time.
Recall that each tick of simulator time is further subdivided into delta,
as many as required to resolve all activity during that tick.
In this case, that last c'event claude can be order-sensitive.


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
how to optimize this comparator for better synthesis result? [email protected] Verilog 3 05-02-2008 07:35 PM
How to calculate IFFT based on FFT result? Yao Sics FPGA 2 05-30-2007 03:33 AM
Noise-like Vibration in Measurement Result Brian FPGA 0 06-07-2006 08:26 AM
ISE 6.3 sp3 - PAR result strange thangkho FPGA 0 03-29-2005 03:43 PM
EDK+IPIF: Customizing wizard result Peter Soerensen FPGA 4 02-08-2005 06:58 PM


All times are GMT +1. The time now is 09:25 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved