FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-25-2003, 11:46 AM
Max
Guest
 
Posts: n/a
Default R: pullup on inputs

On 25 Sep 2003 02:49:18 -0700
[email protected] (Max) wrote:

> I use xilinx ise webpack 6.1 sp1.
> In may project I tried to add contrains like:
>
> NET "probes<0><0>" LOC = "D11" | PULLUP ;
> NET "probes<0><1>" LOC = "D12" | PULLUP ;
> NET "probes<0><2>" LOC = "C12" | PULLUP ;
>
> This signals are all input.
>
> in place&route report is reported:
> Resolved that IOB <probes<0><0>> must be placed at site D11.
> Resolved that IOB <probes<0><1>> must be placed at site D12.
> Resolved that IOB <probes<0><2>> must be placed at site C12.
>
> and in pad report is not mentioned pullup resistor for that signals.
>
> How can I be sure about the presence of pullup resistors?

In translate report is reported:

Attached a PULLUP primitive to pad net probes<0><2>
Attached a PULLUP primitive to pad net probes<0><1>
Attached a PULLUP primitive to pad net probes<0><0>

but all other reperts doesn't mention this pullups.
So who is right?

thanks
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
pullup on array of wires? Mark McDougall Verilog 5 06-18-2007 01:38 AM
Pullup questions on Spartan3 Marco FPGA 7 03-07-2006 07:49 AM
pullup on inputs Max FPGA 7 11-01-2003 02:38 AM
pullup on inputs Max VHDL 0 09-25-2003 10:49 AM


All times are GMT +1. The time now is 02:37 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved