FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-29-2004, 06:34 AM
systolic
Guest
 
Posts: n/a
Default Questions about Timing analysis and Component Instantiation.

I am using Quartus for my VHDL coding. I have 2 questins here. Could
someone please help me on them. TIA.

1. For Quartus, there are lots of built-in LPM and ALT mega funcitons. I
want to implement 2 RAMs in one module. Both of them use the same ALT
mega function with different bus lengthes. I am supposed to just declare
the component once. But how could instantiate it twice for 2 RAMs with
different bus lengthes? Or I should encapsulate these 2 RAMs seperately
into 2 different user-customised componentsbased based on the same ALT
mega function, then instantiat my components.

2. When I was doing the timing simulation with Quartus, the finaltiming
analysis gives the report that the module can have the maximum clock
around 56MHz. The clock I had for timing simulation is only 5MHz. But if
I change the clock from 5MHz to 10MHz, thetiming simulation result will
not be correct any more. What caused that? is that because the timing
simulation is software-based simulation, it needs more time to compute
all kinds of outputs, inputs of logic elements for the whole module?

Thanks for any advices or comments. Maybe I am asking wrong questions.

Reply With Quote
  #2 (permalink)  
Old 11-29-2004, 03:18 PM
Mike Treseler
Guest
 
Posts: n/a
Default Re: Questions about Timing analysis and Component Instantiation.

systolic wrote:
> I am using Quartus for my VHDL coding. I have 2 questins here. Could
> someone please help me on them. TIA.
>
> 1. For Quartus, there are lots of built-in LPM and ALT mega funcitons. I
> want to implement 2 RAMs in one module.


Consider writing your own ram code.
see section 7-14 on p14
http://www.altera.com/literature/hb/...s_qii51007.pdf


> 2. When I was doing the timing simulation with Quartus


Consider using modelsim or sonata for functional simulation.
Use Quartus only for static timing.

-- Mike Treseler
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Recursive component instantiation Patrik Eriksson FPGA 7 12-11-2006 07:05 AM
Static Timing Analysis vs Dinamic Timing Analysis jajo FPGA 1 11-19-2006 03:17 AM
Newbie questions re timing analysis Jules Verilog 2 10-16-2006 04:44 PM
Component Instantiation ERROR:HDLParsers:3281 in ISE 8.1i Brandon Jasionowski FPGA 0 08-03-2006 10:14 PM
component instantiation ISE7.1 gary FPGA 12 07-27-2006 09:51 PM


All times are GMT +1. The time now is 11:30 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved