FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-16-2003, 07:59 AM
Neil Zanella
Guest
 
Posts: n/a
Default question


Hello,

I would like to know what EDIF and SDF are?

Thanks,

Neil

Reply With Quote
  #2 (permalink)  
Old 10-16-2003, 04:21 PM
Jim Lewis
Guest
 
Posts: n/a
Default Re: question

They are my cousins from the side of the family
that we don't talk about much. Thy don't spll wll ether.

Did you try a web search?
www.EDIF.org

SDF = standard delay format

Regards,
Jim

Neil Zanella wrote:

> Hello,
>
> I would like to know what EDIF and SDF are?
>
> Thanks,
>
> Neil
>


--
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ~~~~~~~~~~~
Jim Lewis
Director of Training mailto:[email protected]
SynthWorks Design Inc. http://www.SynthWorks.com
1-503-590-4787

Expert VHDL Training for Hardware Design and Verification
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ~~~~~~~~~~~

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 03:17 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved