FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-13-2006, 06:18 AM
John K
Guest
 
Posts: n/a
Default PLL and another design together

I've designed a PLL and want to give the clock output from there to an
another design. What is the proper way to design that ???
Defining signal and give tat to the other design.. will it work ??? Or,
should I define another entity and map the ports.. Pliz show me the
way ...

Reply With Quote
  #2 (permalink)  
Old 11-13-2006, 10:42 PM
Andy
Guest
 
Posts: n/a
Default Re: PLL and another design together

In most cases, you would encapsulate your PLL in an
entity/architecture, and instantiate that entity in the target design.
The only other general choice is a concurrent procedure call (with the
procedure defined in a package referenced by the target design), which
is limited in functionality, especially wrt synthesis.

Andy


John K wrote:
> I've designed a PLL and want to give the clock output from there to an
> another design. What is the proper way to design that ???
> Defining signal and give tat to the other design.. will it work ??? Or,
> should I define another entity and map the ports.. Pliz show me the
> way ...


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Modular Design and Incremental Design in ISE GaLaKtIkUs™ FPGA 0 04-01-2006 10:15 AM
Timing analysis for latch-based design in Design Compiler. [email protected] Verilog 1 12-02-2005 05:06 AM
Merging the ML403 refence design and the GSRD design [email protected] FPGA 2 11-30-2005 06:34 PM
JOB: Sr. Hardware Design Engineer- FPGA/ASIC - PCB Design- Austin, TX Dee Dee Dial, Executive Technology Recruiter FPGA 0 08-18-2005 11:04 PM
Xilinx Schematic design vs VHDL code design ZackS VHDL 5 07-09-2004 09:51 AM


All times are GMT +1. The time now is 09:26 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved