FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-24-2006, 02:57 PM
OL
Guest
 
Posts: n/a
Default Modelsim: have the compile report in the transcript window ?

I'm new to Modelsim. Actually, I recently switched from Cadence NCsim
to Modelsim Altera Edition (6.1d).
In my opinion, an annoying feature on Modelsim is that the compilation
reports is not directly displayed in the transcript window, but you have
to right-click on the VHDL/VERILOG source > Compile > Compile Report...
Is there a way to integrate the compiler report into the transcript
window ?
Reply With Quote
  #2 (permalink)  
Old 11-24-2006, 03:09 PM
OL
Guest
 
Posts: n/a
Default Re: Modelsim: have the compile report in the transcript window ?

OL wrote:
> I'm new to Modelsim. Actually, I recently switched from Cadence
> NCsim to Modelsim Altera Edition (6.1d).
> In my opinion, an annoying feature on Modelsim is that the
> compilation reports is not directly displayed in the transcript window,
> but you have to right-click on the VHDL/VERILOG source > Compile >
> Compile Report...
> Is there a way to integrate the compiler report into the transcript
> window ?


OK, forget it. I found the option in:
Project Settings > Display compiler output...
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
need help! Verilog compile error on modelSim thomasc Verilog 3 02-28-2005 07:09 PM
Help! Verilog compile error on modelSim thomasc Verilog 2 02-28-2005 02:07 PM
Modelsim compile problem Andreas VHDL 1 02-06-2004 10:10 AM
Modelsim 5.8 corrupt call stack when adding signals to wave window. Marcus Svensson FPGA 2 12-03-2003 07:13 PM


All times are GMT +1. The time now is 06:11 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved