FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-24-2006, 09:32 PM
Attila Csosz
Posts: n/a
Default mixed algorithm


The XSpice algorithm uses A/D and D/A converters on mixed type nodes. It
seems a good solution for "in" or "out" but not for "inout" ports. Could
help to solve this problem?

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Filtered Back Projection Algorithm (FBP Algorithm) Bapaiah Katepalli Verilog 1 06-23-2006 05:58 PM
Filtered Back Projection Algorithm (FBP Algorithm) Bapaiah Katepalli VHDL 1 06-23-2006 05:50 PM
Mixed language [email protected] Verilog 2 09-08-2005 06:02 AM
mixed hdl synthesis bxbxb3 VHDL 2 03-29-2005 08:34 AM
Mixed RTL ,XILINX EDK mack FPGA 2 11-08-2004 10:17 AM

All times are GMT +1. The time now is 05:00 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved