FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > VHDL
MENTOR_GRAPHICS_LEONARDO_SPECTRUM_V2003B, MODELSIM_SE_PLUS_V5.7F,NATIONAL_INSTRUMENTS_DIGITA L_WAVEFORM_EDITOR_V1.0,CST_DESIGN_STUDIO_V2.3, SYNOPSYS_FPGA_COMPILER_II_V3.8,SYNOPSYS_STAR-HSPICE_V2003.09, XILINX_CHIPSCOPE_PRO_V6.2i,XILINX_SYSTEM_GENERATO

VHDL comp.lang.vhdl newsgroup / Usenet

LinkBack

Thread Tools

Display Modes

#1 (permalink)

10-02-2003, 10:36 PM

(¯`·...ø¤°`°¤TEL4 ¤°`°¤....·´¯)[email protected], [email protected], [email protected]

Guest

Posts: n/a

MENTOR_GRAPHICS_LEONARDO_SPECTRUM_V2003B, MODELSIM_SE_PLUS_V5.7F,
NATIONAL_INSTRUMENTS_DIGITAL_WAVEFORM_EDITOR_V1.0,
CST_DESIGN_STUDIO_V2.3, SYNOPSYS_FPGA_COMPILER_II_V3.8,
SYNOPSYS_STAR-HSPICE_V2003.09, XILINX_CHIPSCOPE_PRO_V6.2i,
XILINX_SYSTEM_GENERATOR_V3.1, - new !

CST_DESIGN_STUDIO_V2.3
CST_EM_STUDIO_V1.3

MENTOR_GRAPHICS_LEONARDO_SPECTRUM_V2003B

MODELSIM_SE_PLUS_V5.7F

NATIONAL_INSTRUMENTS_DIGITAL_WAVEFORM_EDITOR_V1.0

SYNOPSYS_FPGA_COMPILER_II_V3.8
SYNOPSYS_FPGA_COMPILER_II_V3.8_SOLARIS
SYNOPSYS_STAR-HSPICE_V2003.09_LINUX
SYNOPSYS_STAR-HSPICE_V2003.09

XILINX_CHIPSCOPE_PRO_V6.2i
XILINX_SYSTEM_GENERATOR_V3.1

for more info please send email

Bookmarks

« how to test benching a bidirectional port | how to test benching a bidircetional port? »

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
MODELSIM_SE_PLUS_V5.7F, ModelSim_SE_Plus_v5.7G,MODELSIM_XILINX_EDITION_II_V5.7C, XiliNX.Embedded.Development.Kit,XILINX.ISE.V5.1i, XILINX.ISE.V5.2I, XILINX_CHIPSCOPE_PRO_V6.2i,XILINX_ISE_V42I, XILINX_SYSTEM_GENERATOR_V3.1,XILINXFOUNDATIONSERIESISE33I	[email protected], [email protected]	FPGA	0	11-03-2003 05:47 PM
MENTOR_GRAPHICS_LEONARDO_SPECTRUM_V2003B, MODELSIM_SE_PLUS_V5.7F,NATIONAL_INSTRUMENTS_DIGITAL_WAVEFORM_EDITOR_V1.0,CST_DESIGN_STUDIO_V2.3, SYNOPSYS_FPGA_COMPILER_II_V3.8,SYNOPSYS_STAR-HSPICE_V2003.09, XILINX_CHIPSCOPE_PRO_V6.2i,XILINX_SYSTEM_GENERATO	(¯`·...ø¤°`°¤TEL4 ¤°`°¤....·´¯)[email protected], [email protected], [email protected]	Verilog	0	10-03-2003 12:53 AM
MENTOR_GRAPHICS_LEONARDO_SPECTRUM_V2003B, MODELSIM_SE_PLUS_V5.7F,NATIONAL_INSTRUMENTS_DIGITAL_WAVEFORM_EDITOR_V1.0,CST_DESIGN_STUDIO_V2.3, SYNOPSYS_FPGA_COMPILER_II_V3.8,SYNOPSYS_STAR-HSPICE_V2003.09, XILINX_CHIPSCOPE_PRO_V6.2i,XILINX_SYSTEM_GENERATO	(¯`·...ø¤°`°¤TEL4 ¤°`°¤....·´¯)[email protected], [email protected], [email protected]	FPGA	0	10-02-2003 10:36 PM

All times are GMT +1. The time now is 11:57 AM.