FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-14-2009, 08:01 AM
RealInfo
Guest
 
Posts: n/a
Default MEMORY MODELS EXPERTISE ??

Hi all

I am new to VHDL and I am looking for an expertise direction.

Lately I came to conclusion that I want to focus on memories modeling from
all kinds , SRAM , ROM, FLASH etc.

My question is : Is it realistic to focus on memories modeling , is there a
market for such expertise.

I ask this because there are many free online models of memories but in the
other hand , there are many many memories and memories stacks
that need to be modeled for new ASIC , MICRO and FPGA based systems.

Thanks in advance

EC



Reply With Quote
  #2 (permalink)  
Old 04-14-2009, 06:07 PM
beckjer
Guest
 
Posts: n/a
Default Re: MEMORY MODELS EXPERTISE ??

On Apr 13, 11:01*pm, "RealInfo" <[email protected]> wrote:
> Hi all
>
> I am new to VHDL and I am looking for an *expertise direction.
>
> Lately I came to conclusion that I want to focus on memories modeling from
> all kinds , SRAM , ROM, FLASH etc.
>
> My question is : Is it realistic to focus on memories modeling , is therea
> market for such expertise.
>
> I ask this because there are many free online models of memories but in the
> other hand , there are many many memories and memories stacks
> that need to be modeled for new *ASIC , MICRO and FPGA based systems.
>
> Thanks in advance
>
> EC


Having come from the memory industry (Lexar/Micron), I can say that
there are a few areas of interest - which can also be valuable outside
the memory world. Memory is a commodity product, it will always be
needed - but it won't be as "glamorous" as the latest AMD/Intel chip.

The first is error detection/correction. It is amazing how few people
actually understand this topic properly when determining how many bits
it requires for complete failure.

The second is interface. Memory is all about how fast can you get
data without corruption (there are few applications, that require long
term persistence over speed - Library of Congress being one). I put
in here the decision of how large a block of memory you need to
address at a time (2Kb vs 512b makes a big difference in performance
when updating a FAT)

These two are fairly universal in most projects, IMHO. It all boils
down to what is the best way to get data? (Pick your definition of
best)

Memory tends to be driven by how people want to access it. The end
result almost never is a perfect fit for any market, but very darn
close to several high volume markets.

Of course this was based on my interests, there are other specialties
within the memory world.
Reply With Quote
  #3 (permalink)  
Old 04-14-2009, 06:32 PM
HT-Lab
Guest
 
Posts: n/a
Default Re: MEMORY MODELS EXPERTISE ??


"RealInfo" <[email protected]> wrote in message
news:[email protected]...
> Hi all
>
> I am new to VHDL and I am looking for an expertise direction.
>
> Lately I came to conclusion that I want to focus on memories modelling
> from all kinds , SRAM , ROM, FLASH etc.


I am sure the VHDL community will appreciate VHDL models of popular Micron
SDRAM/DDR devices. <nice_words_on> It is such a shame Micron only cares
about Verilog users </nice_words_on>.

>
> My question is : Is it realistic to focus on memories modeling , is there
> a market for such expertise.


Virtual prototyping is growing area and if you look at companies like Denali
there is definitely a market for them.

>
> I ask this because there are many free online models of memories but in
> the other hand , there are many many memories and memories stacks
> that need to be modeled for new ASIC , MICRO and FPGA based systems.


There are lots of models but never the one you want ;-)

Hans
www.ht-lab.com

>
> Thanks in advance
>
> EC
>
>
>



Reply With Quote
  #4 (permalink)  
Old 04-15-2009, 01:36 AM
JimLewis
Guest
 
Posts: n/a
Default Re: MEMORY MODELS EXPERTISE ??

Hi,
> I ask this because there are many free online models of memories but in the
> other hand , there are many many memories and memories stacks
> that need to be modeled for new *ASIC , MICRO and FPGA based systems.


If you want to add value to what is there, you might want to focus
on filling in any gaps. One site I find quite useful is the GPL'ed
memory models at:
http://www.freemodelfoundry.com/fmf_VHDL_models.html

If you are charging for the models, you would want to at least have
the performance of the FMF models.

Cheers,
Jim

Reply With Quote
  #5 (permalink)  
Old 04-16-2009, 06:20 AM
RealInfo
Guest
 
Posts: n/a
Default Re: MEMORY MODELS EXPERTISE ??

Do I have to use VITAL in memory modeling ?
I ask this because I have seen many memory models in VHDL books that use the
standard time generics of VHDL .

Thanks
EC


"JimLewis" <[email protected]> ???
??????:cb138c0e-fa6b-418d-a0fc-173c39dea6a6@d38g2000prn.googlegroups.com...
Hi,
> I ask this because there are many free online models of memories but in
> the
> other hand , there are many many memories and memories stacks
> that need to be modeled for new ASIC , MICRO and FPGA based systems.


If you want to add value to what is there, you might want to focus
on filling in any gaps. One site I find quite useful is the GPL'ed
memory models at:
http://www.freemodelfoundry.com/fmf_VHDL_models.html

If you are charging for the models, you would want to at least have
the performance of the FMF models.

Cheers,
Jim


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Building Gradually Expertise on VHDL/Verilog Design [email protected] VHDL 2 06-04-2007 07:19 AM
Building Gradually Expertise on VHDL/Verilog Design [email protected] Verilog 2 06-04-2007 07:19 AM
Memory models in Icarus verilog [LinuxFc4]GaLaKtIkUs™ Verilog 1 08-26-2005 06:58 AM
Confused about large/small memory models for C281x Chris Carlen DSP 4 09-16-2004 05:15 PM
simulating memory models in sopc builder J-Wing FPGA 1 09-10-2003 06:13 PM


All times are GMT +1. The time now is 11:56 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved