FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-24-2007, 11:00 AM
ashu
Guest
 
Posts: n/a
Default Look up table implemantation using Luts

hi,
In my design i have to implement a look up table , presently it is
taking space in Ram ( using 1 M4K Block) but i want to implement that
by Luts so could any body suggest me any attribute to solve my
problem. i am using Quartus II & my target device is Cyclone.I am
using simple case statements to implement the look up table.

Thanks & regards
Ashwani Anand

Reply With Quote
  #2 (permalink)  
Old 09-24-2007, 02:37 PM
Shannon
Guest
 
Posts: n/a
Default Re: Look up table implemantation using Luts

On Sep 24, 3:00 am, ashu <[email protected]> wrote:
> hi,
> In my design i have to implement a look up table , presently it is
> taking space in Ram ( using 1 M4K Block) but i want to implement that
> by Luts so could any body suggest me any attribute to solve my
> problem. i am using Quartus II & my target device is Cyclone.I am
> using simple case statements to implement the look up table.
>
> Thanks & regards
> Ashwani Anand


If you are using simple case statements for the table, I don't
understand how Quartus came to infer a block ram! I am in the process
of doing exactly the opposite of what you're doing. I used a big case
statement for the look up table but it filled the part. Now I'm
inferring a block ram to get it out of there! I would suggest
removing all the setup you did for the block ram and leave the case
statements alone. Should be fine then.

Shannon

Reply With Quote
Reply

Bookmarks


Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Chain of LUTs is being removed during par axr0284 FPGA 4 05-31-2007 05:17 PM
PPC LUTS registers munch FPGA 1 03-02-2006 06:32 PM
luts are optimized away van de Kerkhof FPGA 7 10-01-2004 12:34 PM
Using LUTs for array of coefficients Bob FPGA 7 10-02-2003 01:21 AM
Using LUTs for array of coefficients Bob VHDL 1 09-18-2003 05:25 PM


All times are GMT +1. The time now is 12:12 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved