FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-06-2006, 12:39 PM
Frank A. Kingswood
Guest
 
Posts: n/a
Default Instatiating Xilinx RAMs without using core generator wrappers

Hallo!

[This might be a good question for BJ, can you beat him to it?]

I would like to instantiate some Xilinx technology specific RAMs
without using the core generator wrappers. My RAM block has generics
on it to specify the size, and I would like to pass these generics
into a XilinxCoreLib component.

There are 22 blkmemsp*.vhd files. Is there a Xilinx-recommended component
to instantiate?

Frank
--
------------------------------------------------------------------------
Frank A. Kingswood Phone: +44-7976-430 569
Cambridge, United Kingdom [email protected]
Reply With Quote
  #2 (permalink)  
Old 10-06-2006, 03:32 PM
KJ
Guest
 
Posts: n/a
Default Re: Instatiating Xilinx RAMs without using core generator wrappers


Frank A. Kingswood wrote:
> Hallo!
>
> [This might be a good question for BJ, can you beat him to it?]
>
> I would like to instantiate some Xilinx technology specific RAMs
> without using the core generator wrappers. My RAM block has generics
> on it to specify the size, and I would like to pass these generics
> into a XilinxCoreLib component.


Usually what I do in this type of situation is let the wizard produce
their files and then hand edit the file(s) as required to add the
generics that I want to the entity that they created and then use those
generics in place of where the wizard put my numbers in.

KJ

Reply With Quote
  #3 (permalink)  
Old 10-10-2006, 10:14 PM
manu
Guest
 
Posts: n/a
Default Re: Instatiating Xilinx RAMs without using core generator wrappers

Hello
apart from certain tricky cases in which you want to optimize internal
RAM usage by hand, RAM inference should be preferred to instantiation.
If you use RAM inference instead, you can use generics quite easily.
You can find sample code for each kind of RAM behavior (read first,
write first, etc.) in XST user guide.
Regards

Manu

KJ a écrit :
> Frank A. Kingswood wrote:
>> Hallo!
>>
>> [This might be a good question for BJ, can you beat him to it?]
>>
>> I would like to instantiate some Xilinx technology specific RAMs
>> without using the core generator wrappers. My RAM block has generics
>> on it to specify the size, and I would like to pass these generics
>> into a XilinxCoreLib component.

>
> Usually what I do in this type of situation is let the wizard produce
> their files and then hand edit the file(s) as required to add the
> generics that I want to the entity that they created and then use those
> generics in place of where the wizard put my numbers in.
>
> KJ
>

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
xilinx core generator Vandana FPGA 3 07-15-2008 05:21 AM
XILINX core generator question Zorjak FPGA 4 05-28-2008 08:26 AM
Problem with Xilinx ISE 7.1i core generator radarman FPGA 1 06-04-2006 08:47 PM
.vho (Xilinx Core Generator) to .vhd ?? SD FPGA 2 02-09-2005 04:15 PM
Cheaper way to get Xilinx Core generator Sumit Gupta FPGA 1 09-30-2004 01:04 AM


All times are GMT +1. The time now is 02:18 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved