FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-17-2003, 08:52 AM
Marcus Schaemann
Guest
 
Posts: n/a
Default Importing Structural VHDL into Cadence 4.4.6

Hello,

I want to import my VHDL design (see below) into Cadence.
Synthesis with Synopsys Design Compiler creates a structural VHDL
description.
I don't have much experience with Cadence, but I have Cadence libraries
with schematics and layout for the cell IN1, so I think I should be able

to import the structural VHDL into cadence. But vhdlin returns:

duluth: *E,1024: intermediate file path
/usr/local/cadence-ic446/tools/leapfrog/files/STD.ship/standard for
package STD.STANDARD (AST) does not exist.

I think I got a problem with the environment setting for the standard
package.
Questions:

- Does anybody has a hint for me where to find the right package
in the cadence installation or in the technology libraries?
- How must I modify my cds.lib or vhdl code?
- Anybody got more information about the Europractice Design Flow?

Thanks,

Marcus

System Environment:
-------------------

Synopsys: 2001.08
Cadence: 4.4.6
Technology: AMS HIT-KIT v3.4, 0.35 CMOS (through Europractice v13.0)

cds.lib:
--------

INCLUDE /usr/local/cadence-ic446/share/cdssetup/cds.lib
INCLUDE $AMS_DIR/artist/HK_0.35/cds.lib
DEFINE sample /usr/local/cadence-ic446/tools/dfII/samples/cdslib/sample
DEFINE std /usr/local/cadence-ic446/tools/leapfrog/files/STD.ship
DEFINE IEEE /usr/local/cadence-ic446/tools/leapfrog/files/IEEE.ship

inv.vhd:
--------

library IEEE;
use IEEE.std_logic_1164.all;

entity inv is
port (
A : in std_logic;
Y : out std_logic);
end inv;

architecture data_flow of inv is
begin
Y <= not A;
end data_flow;

inv_syn.vhd:
------------

library IEEE;
use IEEE.std_logic_1164.all;
library HRDLIB;
use HRDLIB.all;

entity inv is
port( A : in std_logic; Y : out std_logic);
end inv;

architecture GAT of inv is
begin
U7 : IN1 port map( A => A, Q => Y)
end GAT;


Reply With Quote
  #2 (permalink)  
Old 09-17-2003, 12:00 PM
Eyck Jentzsch
Guest
 
Posts: n/a
Default Re: Importing Structural VHDL into Cadence 4.4.6

Hi,
Marcus Schaemann wrote:
> Hello,

....
> cds.lib:
> --------
>
> INCLUDE /usr/local/cadence-ic446/share/cdssetup/cds.lib

add:
INCLUDE /usr/local/cadence-ic446/tools/leapfrog/files/cds.lib
> INCLUDE $AMS_DIR/artist/HK_0.35/cds.lib
> DEFINE sample /usr/local/cadence-ic446/tools/dfII/samples/cdslib/sample

and remove these two (they are defined in the cds.lib above)
> DEFINE std /usr/local/cadence-ic446/tools/leapfrog/files/STD.ship
> DEFINE IEEE /usr/local/cadence-ic446/tools/leapfrog/files/IEEE.ship
>

HTH

-Eyck

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Question about importing modules to XPS. cathy FPGA 0 10-30-2006 06:50 PM
Importing waveforms from ASCII files Nemesis FPGA 2 04-15-2005 07:40 PM
XML for VHDL documention and structural description of Hardware SoC Amontec Team VHDL 0 07-11-2003 04:29 PM
XML for VHDL documention and structural description of Hardware SoC Amontec Team FPGA 0 07-11-2003 04:29 PM


All times are GMT +1. The time now is 02:16 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved