FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-07-2008, 05:09 AM
James Unterburger
Guest
 
Posts: n/a
Default I like this access type example

It doesn't really do a whole lot.


entity e is
end;

architecture a of e is
type ptr;
type ptr is access ptr;
begin
process
variable p : ptr;
variable top : ptr;
begin
top := new ptr;
p := top;
for i in 1 to 100 loop
p.all := new ptr;
p := p.all;
end loop;
wait;
end process;
end;
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
type casting vs. type converting Toby VHDL 3 09-07-2005 02:42 PM
Access Type Unsupported ISE6.2.03i Benjamin Todd VHDL 5 10-19-2004 07:27 PM
Unsupported feature error:access type is not supported NEETU GARG VHDL 1 04-10-2004 01:31 AM
Unsupported feature error:access type is not supported NEETU GARG FPGA 1 04-10-2004 01:31 AM


All times are GMT +1. The time now is 11:58 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved