FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-02-2003, 02:56 PM
jtj
Guest
 
Posts: n/a
Default how to test benching a bidircetional port?

Hi All

I would like to test a bi-directional port in a test bench.
To generate the test bench I use Bencher, a GUI tool that is bundled with
Xilinx ISE.
Assigning OUTDATA to PADPIN works fine but when I try to assign a value to
PADPIN form the test bench
Modelsim gives the following error: "Nonresolved signal padpin has multiple
sources."

What is the trick? -Any help is appreciated since I'm starting to be
frustrated.

Thanks in advance
-Jan


-------------------------------------------------

library IEEE;
use IEEE.std_logic_1164.all;

entity BIPAD is port (
PADPIN : inout std_ulogic_vector(15 downto 0);
RD : in std_ulogic;
WR : in std_ulogic;
OUTDATA : in std_ulogic_vector(15 downto 0);
INDATA : out std_ulogic_vector(15 downto 0));
end BIPAD;

architecture test of BIPAD is

begin
PADPIN <= OUTDATA when (WR = '1' and RD = '0') else "ZZZZZZZZZZZZZZZZ";
-- PADPIN <= OUTDATA when (WR = '1' and RD = '0'); --else
"ZZZZZZZZZZZZZZZZZZZZZZZZ";
INDATA <= PADPIN when (WR = '0' and RD = '1');
end test;




Reply With Quote
  #2 (permalink)  
Old 10-03-2003, 04:14 AM
Allan Herriman
Guest
 
Posts: n/a
Default Re: how to test benching a bidircetional port?

On Thu, 2 Oct 2003 15:56:10 +0200, "jtj"
<[email protected]> wrote:

>Hi All
>
>I would like to test a bi-directional port in a test bench.
>To generate the test bench I use Bencher, a GUI tool that is bundled with
>Xilinx ISE.
>Assigning OUTDATA to PADPIN works fine but when I try to assign a value to
>PADPIN form the test bench
>Modelsim gives the following error: "Nonresolved signal padpin has multiple
>sources."
>
>What is the trick? -Any help is appreciated since I'm starting to be
>frustrated.


Change that signal from std_ulogic(_vector) to std_logic(_vector).
This will make it a resolved signal, which matches what you are trying
to do.
BTW, The 'u' in std_ulogic stands for 'unresolved'.

Allan.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
I whant connected one port of dual port BRAM from NIOS. help.... axalay FPGA 1 08-05-2008 12:10 PM
OVI test and Compliance Commitee test suite...... Dwayne Dilbeck Verilog 0 04-23-2008 10:39 PM
playing test SVF files for Spartan-3 Starter Board (using iMPACT ? or a test software?) [email protected] FPGA 6 11-27-2006 01:45 PM
how to test benching a bidirectional port jtj VHDL 2 10-02-2003 07:14 PM


All times are GMT +1. The time now is 03:10 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved