FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-13-2006, 12:50 PM
Guest
 
Posts: n/a
Default how to proceed to know the value of power consumption for our design in vhdl

dear all,
i would like to know that how to calculate the power of the design or
program done in vhdl.
now a days i am proceeding in this way as iam using xilinx 8.1 and
modelsim xeIII 6.0.

1.creating the hdl file of the design of interest
2.checking syntax by keeping design in synthesis/implementation mode
3.creating a new test bench waveform or vhdl test bench.
4.saving the created test bench waveform
5.by keeping design in beheavioural simulation mode i am checking my
design functionality by seeing the tab genrerate expected simulation
results.
6.afterwards i am creating timing constraints(depending on what factors
we heve to craete timing constraints clock,pad to setup etc?)
7.then implement design and verify constraints( is this necessary or
directly we can go for post route simulation with out doing this step
and assigning pin locations and re implement design and verify pin
locations)
8.then selecting post route simulation in the sources window tab and
selecting the testbench waveform or vhdl testbench in sources window
and i am right click ing the simlate post place and route i am checking
the generate vcd file )
and then i am double clikcing the simalte post place and route to
verify design using timing simulation).
9. then i am analysing power by using Xpower tool . but i am getting
only static power, dynamic power i am not getting . how to get dynamic
power.

after which part of design process(i.e., after which of above steps i
will get .ncd file)
can i get more than one .ncd file if my design name is say adder.
adder.ncd, adder**.ncd ** may be any thing.
plz clarify my doubts as i am a beginner in vhdl
thanking you in anticipation

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Minimize power consumption [email protected] FPGA 11 09-11-2007 09:31 PM
Power consumption problem [email protected] FPGA 4 06-17-2007 01:27 AM
Virtex 4 Power consumption jason.stubbs FPGA 19 05-04-2005 05:32 PM
Synchronous design and power consumption Klaus Schleisiek FPGA 7 01-06-2005 10:31 AM
virtex2p power consumption praveen FPGA 1 09-26-2003 08:47 PM


All times are GMT +1. The time now is 09:28 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved