FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-18-2007, 11:11 PM
Weng Tianxiang
Guest
 
Posts: n/a
Default How to insert tab in Write() function in VHDL

Hi,
I want to insert tab in write() function in VHDL.

Here is a write() function definition:
procedure WRITE(L : inout LINE; VALUE : in character;
JUSTIFIED: in SIDE := right;
FIELD: in WIDTH := 0);

Here is character definition:
package standard is
type character is (
nul, soh, stx, etx, eot, enq, ack, bel,
bs, ht, lf, vt, ff, cr, so, si,
dle, dc1, dc2, dc3, dc4, nak, syn, etb,
can, em, sub, esc, fsp, gsp, rsp, usp,

' ', '!', '"', '#', '$', '%', '&', ''',
'(', ')', '*', '+', ',', '-', '.', '/',
'0', '1', '2', '3', '4', '5', '6', '7',
'8', '9', ':', ';', '<', '=', '>', '?',

I want to know which one is tabulator (tab).

Thank you.

Weng

Reply With Quote
  #2 (permalink)  
Old 05-18-2007, 11:19 PM
Sylvain Munaut
Guest
 
Posts: n/a
Default Re: How to insert tab in Write() function in VHDL

Weng Tianxiang wrote:
> Hi,
> I want to insert tab in write() function in VHDL.
>
> Here is a write() function definition:
> procedure WRITE(L : inout LINE; VALUE : in character;
> JUSTIFIED: in SIDE := right;
> FIELD: in WIDTH := 0);
>
> Here is character definition:
> package standard is
> type character is (
> nul, soh, stx, etx, eot, enq, ack, bel,
> bs, ht, lf, vt, ff, cr, so, si,
> dle, dc1, dc2, dc3, dc4, nak, syn, etb,
> can, em, sub, esc, fsp, gsp, rsp, usp,
>
> ' ', '!', '"', '#', '$', '%', '&', ''',
> '(', ')', '*', '+', ',', '-', '.', '/',
> '0', '1', '2', '3', '4', '5', '6', '7',
> '8', '9', ':', ';', '<', '=', '>', '?',
>
> I want to know which one is tabulator (tab).


ht
Reply With Quote
  #3 (permalink)  
Old 05-20-2007, 10:51 PM
glen herrmannsfeldt
Guest
 
Posts: n/a
Default Re: How to insert tab in Write() function in VHDL

Weng Tianxiang wrote:
> Hi,
> I want to insert tab in write() function in VHDL.


(snip)

> type character is (
> nul, soh, stx, etx, eot, enq, ack, bel,
> bs, ht, lf, vt, ff, cr, so, si,
> dle, dc1, dc2, dc3, dc4, nak, syn, etb,
> can, em, sub, esc, fsp, gsp, rsp, usp,
>
> ' ', '!', '"', '#', '$', '%', '&', ''',
> '(', ')', '*', '+', ',', '-', '.', '/',
> '0', '1', '2', '3', '4', '5', '6', '7',
> '8', '9', ':', ';', '<', '=', '>', '?',


> I want to know which one is tabulator (tab).


ht is horizontal tab, vt is vertical tab. There are terminals
that know what to do with one or both of those.

-- glen

Reply With Quote
  #4 (permalink)  
Old 05-21-2007, 08:17 PM
Gabor
Guest
 
Posts: n/a
Default Re: How to insert tab in Write() function in VHDL

On May 20, 5:51 pm, glen herrmannsfeldt <[email protected]> wrote:
> Weng Tianxiang wrote:
> > Hi,
> > I want to insert tab in write() function in VHDL.

>
> (snip)
>
> > type character is (
> > nul, soh, stx, etx, eot, enq, ack, bel,
> > bs, ht, lf, vt, ff, cr, so, si,
> > dle, dc1, dc2, dc3, dc4, nak, syn, etb,
> > can, em, sub, esc, fsp, gsp, rsp, usp,

>
> > ' ', '!', '"', '#', '$', '%', '&', ''',
> > '(', ')', '*', '+', ',', '-', '.', '/',
> > '0', '1', '2', '3', '4', '5', '6', '7',
> > '8', '9', ':', ';', '<', '=', '>', '?',
> > I want to know which one is tabulator (tab).

>
> ht is horizontal tab, vt is vertical tab. There are terminals
> that know what to do with one or both of those.
>
> -- glen



You can see a list of all of these abbreviations at:

http://www.asciitable.com/

Reply With Quote
Reply

Bookmarks


Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
How to insert ChipScope Marlboro FPGA 6 12-12-2008 08:15 PM
Insert IP cores Zhane FPGA 5 07-04-2008 08:37 AM
How to insert tab in Write() function in VHDL Weng Tianxiang FPGA 9 05-22-2007 10:51 PM
help with write to fpga function thomas VHDL 0 10-12-2004 12:26 PM
how insert a package Marco Bongiovanni VHDL 1 07-22-2004 04:55 PM


All times are GMT +1. The time now is 12:11 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved