FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-24-2006, 09:12 AM
uvbaz
Guest
 
Posts: n/a
Default How to compile Xilinx Timing-Simulation library SIMPRIM under NC-Sim

Hallo Everyone,

By the Post-PAR Simulation under NC-Sim, i need to compile the Xilinx
Library SIMPRIM, the Solution of Xilinx Homepage are here:

http://www.xilinx.com/xlnx/xil_ans_d...tPagePath=5474

but i do not want to use solution 2, because of others reasons, a
pre-compiled libraries are not possible.

And i do not want to use solution 1 too, because i want to do the
simulation with ncvlog+ncelab+ncsim step by step.

Now the problem is:
How can i do this

ncverilog -y $XILINX/verilog/src/simprims $XILINX/verilog/src/glbl.v
+libext+.v <testfixture>.v <design>.v

with ncvlog+ncelab+ncsim?? I know it must be in cds.lib, hdl.var and
so, but how?

Thanks!!!

Reply With Quote
  #2 (permalink)  
Old 10-26-2006, 09:08 AM
mysticlol
Guest
 
Posts: n/a
Default Re: How to compile Xilinx Timing-Simulation library SIMPRIM under NC-Sim

Have you tried with compxlib command?
Just check
http://toolbox.xilinx.com/docsan/xil...sim0061_9.html

Regards,
Krishna Janumanchi


uvbaz wrote:
> Hallo Everyone,
>
> By the Post-PAR Simulation under NC-Sim, i need to compile the Xilinx
> Library SIMPRIM, the Solution of Xilinx Homepage are here:
>
> http://www.xilinx.com/xlnx/xil_ans_d...tPagePath=5474
>
> but i do not want to use solution 2, because of others reasons, a
> pre-compiled libraries are not possible.
>
> And i do not want to use solution 1 too, because i want to do the
> simulation with ncvlog+ncelab+ncsim step by step.
>
> Now the problem is:
> How can i do this
>
> ncverilog -y $XILINX/verilog/src/simprims $XILINX/verilog/src/glbl.v
> +libext+.v <testfixture>.v <design>.v
>
> with ncvlog+ncelab+ncsim?? I know it must be in cds.lib, hdl.var and
> so, but how?
>
> Thanks!!!


Reply With Quote
  #3 (permalink)  
Old 10-27-2006, 08:23 AM
uvbaz
Guest
 
Posts: n/a
Default Re: How to compile Xilinx Timing-Simulation library SIMPRIM under NC-Sim

Thanks, Krishna

That works, but it is not my ......... anticipation

But does not matter, thanks again. :-)

Cheng

mysticlol schrieb:

> Have you tried with compxlib command?
> Just check
> http://toolbox.xilinx.com/docsan/xil...sim0061_9.html
>
> Regards,
> Krishna Janumanchi
>
>
> uvbaz wrote:
> > Hallo Everyone,
> >
> > By the Post-PAR Simulation under NC-Sim, i need to compile the Xilinx
> > Library SIMPRIM, the Solution of Xilinx Homepage are here:
> >
> > http://www.xilinx.com/xlnx/xil_ans_d...tPagePath=5474
> >
> > but i do not want to use solution 2, because of others reasons, a
> > pre-compiled libraries are not possible.
> >
> > And i do not want to use solution 1 too, because i want to do the
> > simulation with ncvlog+ncelab+ncsim step by step.
> >
> > Now the problem is:
> > How can i do this
> >
> > ncverilog -y $XILINX/verilog/src/simprims $XILINX/verilog/src/glbl.v
> > +libext+.v <testfixture>.v <design>.v
> >
> > with ncvlog+ncelab+ncsim?? I know it must be in cds.lib, hdl.var and
> > so, but how?
> >
> > Thanks!!!


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Question about the simulation library in Xilinx EDK Rebecca FPGA 0 04-26-2007 07:30 PM
How to compile Xilinx Timing-Simulation library SIMPRIM under NC-Sim uvbaz Verilog 5 10-27-2006 08:20 AM
How to compile Xilinx Timing-Simulation library SIMPRIM under NC-Sim uvbaz Verilog 0 10-24-2006 12:15 PM
Library Simprim cannot be found? [email protected] FPGA 2 10-15-2005 03:19 AM
Usage of Xilinx Library elements in ModelSim simulation J?rgen FPGA 2 03-02-2004 11:25 AM


All times are GMT +1. The time now is 06:47 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved