FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-13-2005, 12:39 PM
JnCodesigns
Guest
 
Posts: n/a
Default Help with syntesis warnings

Hi to all!

I´m using the xst tool to syntesize my design and I get the following
warnings. I would like to know the reason for WARNING:Xst:1989, and if the
other warnings are important and how to eliminate all.

Thanks in advanced.

WARNING:Xst:790 : Index value(s) does not match array range, simulation
mismatch.

WARNING:Xst:819 - line 44: The following signals are missing in the
process sensitivity list:
class,data_size

WARNING:Xst:646 - Signal <aux_out> is assigned but never used.

WARNING:Xst:1710 - FF/Latch <flag_reg_10> (without init value) is
constant in block
<flag_register>.

WARNING:Xst:1989 - Unit <regfile>: instances <Madd__n0161>, <Madd__n0159>
of unit <LPM_ADD_SUB_9> are equivalent, second instance is removed


Reply With Quote
  #2 (permalink)  
Old 06-13-2005, 02:09 PM
Ben Jones
Guest
 
Posts: n/a
Default Re: Help with syntesis warnings

> WARNING:Xst:790 : Index value(s) does not match array range, simulation
> mismatch.


You're probably writing a RAM/ROM/mux with a number of elements/inputs
that's not 2**N. Not a problem; round up the number of elements/inputs to
the next power of two if you don't want to see the warning.

> WARNING:Xst:819 - line 44: The following signals are missing in the
> process sensitivity list:
> class,data_size


Add those two signals to the sensitivity list of the process on line 44 to
get rid of the warning.

> WARNING:Xst:646 - Signal <aux_out> is assigned but never used.


If signal aux_out isn't read by anything then it's unnecessary; remove that
signal from your design if you don't want to see the warning.

> WARNING:Xst:1710 - FF/Latch <flag_reg_10> (without init value) is
> constant in block
> <flag_register>.


You've got a flip-flop which never flips (or flops). Big deal. If flag_reg
is a std_logic_vector(10 downto 0) then it looks like you can get away with
(9 downto 0) instead.

> WARNING:Xst:1989 - Unit <regfile>: instances <Madd__n0161>, <Madd__n0159>
> of unit <LPM_ADD_SUB_9> are equivalent, second instance is removed


XST has spotted that there are two pieces of hardware here that happen to
have exactly the same inputs, outputs and intervening logic. So it's removed
the redundant one to make your circuit smaller.


Reply With Quote
Reply

Bookmarks


Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
FPGA on the fly syntesis and other stuff Giuseppe Marullo FPGA 2 01-09-2009 10:40 PM
Warnings Kausi Verilog 2 10-12-2008 11:35 AM
XST warnings [email protected] Verilog 0 04-13-2007 01:30 PM
warnings hari Verilog 1 03-04-2007 08:13 AM
Help with XST warnings (2) morpheus FPGA 3 03-03-2005 07:56 AM


All times are GMT +1. The time now is 11:41 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved