FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-12-2006, 07:55 PM
Manny
Guest
 
Posts: n/a
Default Glitches in post-layout (PAR) simulation

Hey all,

I've managed to synthesize a particular DSP core on Actel's fusion
FPGA. I'm using this as a benchmark to assess their suitability for
further integration. I'm a bit new when it comes to Actel. Anyway, it
seems that when running post-PAR simulation I end up having a periodic
pattern of 1ns wide glitches in my output signal every like 4 or
slightly less sampling periods. My design is fully synchronous. I have
no clue whatsoever about the source of the glitches. I even tried to
leave some temporal margin before doing the final output assignment
(for thigs to settle down) but it didn't work. Would really appreciate
it if anybody can give me an insight on possible problematic sources.
I'm yet to run my design in hardware as I'm still waiting for the kit
to arrive.

Thanks in advance guys.

Cheers,

Reply With Quote
  #2 (permalink)  
Old 10-13-2006, 08:27 AM
Zara
Guest
 
Posts: n/a
Default Re: Glitches in post-layout (PAR) simulation

On 12 Oct 2006 11:55:43 -0700, "Manny" <[email protected]> wrote:

>Hey all,
>
>I've managed to synthesize a particular DSP core on Actel's fusion
>FPGA. I'm using this as a benchmark to assess their suitability for
>further integration. I'm a bit new when it comes to Actel. Anyway, it
>seems that when running post-PAR simulation I end up having a periodic
>pattern of 1ns wide glitches in my output signal every like 4 or
>slightly less sampling periods. My design is fully synchronous. I have
>no clue whatsoever about the source of the glitches. I even tried to
>leave some temporal margin before doing the final output assignment
>(for thigs to settle down) but it didn't work. Would really appreciate
>it if anybody can give me an insight on possible problematic sources.
>I'm yet to run my design in hardware as I'm still waiting for the kit
>to arrive.
>
>Thanks in advance guys.
>
>Cheers,



Typically, any synchronous system consist of some asynchronous logic
connected to the input of some synchronous registers, whose ouputs
generate the "result" signals via some asynchronous logic.

You should look at that last part, or at a"outpuit" logic that
combines directly some input signals (optionally plus some synchronous
signals).

For instance, you may have an FSM whihch takes some inputs, and
changes state following this inputs and some feedback.

The statements of the like:

my_output <= async_input when FSM=STATE1 else '0';

are possible sources of glitches

regrads,

Zara
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
what is the difference between post-synthesis simulation and timing simulation? ikki FPGA 1 12-01-2008 06:50 AM
Problem with post-route simulation / timing simulation Andreas Ehliar FPGA 4 12-01-2008 05:51 AM
Post Synthesis and Post Place/Rout Simulation [email protected] Verilog 1 12-04-2007 10:59 PM
Behavioral Simulation working but Post-route Simulation is not. [email protected] FPGA 4 11-28-2007 12:38 PM
Glitches in post-layout (PAR) simulation Manny FPGA 14 10-13-2006 06:29 AM


All times are GMT +1. The time now is 04:34 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved