FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-30-2008, 02:26 PM
cpld-fpga-asic
Guest
 
Posts: n/a
Default FPGA/CPLD Design Group on LinkedIn

FPGA/CPLD Design Group on LinkedIn

Group for People Involved In the Design and Verification of FPGA's,
other Programmable Logic , and CPLD's to Exchange Idea's and
Techniques. You should have FPGA / CPLD Design / Verification on your
Profile. (The focus is more on FPGA/CPLD in the product as opposed to
FPGA's solely as a path to an ASIC) VHDL / Verilog / ABLE / SystemC
and other HDL's as well. Vendors included: Xilinx, Altera, Actel,
Lattice, Atmel, QuickLogic, Tabula, Silicon Blue, Mentor, Cadence,
Synopsys, Aldec, NI, Altium, and Many Others. Networking on LinkedIn
can be a way to get technical questions answered. It can also be a way
to meet contacts with expertise in other domains of knowledge other
than your own. Additionally, many career enhancing contacts, and
mentors can potentially found especially if one is at a smaller
company that lacks the resources for extensive internal networking.

http://www.cpldfpga.com

https://sites.google.com/site/fpgacpldgroup/

(Tip - when first signing up on linkedin cut-paste from a resume)
Reply With Quote
Reply

Bookmarks


Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
FPGA/CPLD Design Group on LinkedIn cpld-fpga-asic FPGA 3 12-31-2008 07:48 AM
FPGA/CPLD Design Group on LinkedIn cpld-fpga-asic Verilog 0 08-27-2008 11:34 AM
FPGA/CPLD Design Group on LinkedIn cpld-fpga-asic FPGA 0 08-27-2008 11:22 AM
FPGA/CPLD Design Group on LinkedIn cpld-fpga-asic VHDL 1 08-23-2008 01:12 PM
Link for Joining the FPGA/CPLD Design Group on LinkedIn [email protected] Verilog 0 06-15-2008 02:22 AM


All times are GMT +1. The time now is 11:53 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved