FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-23-2006, 02:39 AM
feiyang
Guest
 
Posts: n/a
Default Error: VHDL Use Clause error at quartustest.vhd(6): design library "IEEE" does not contain primary unit "std_logic_textio"

use quartus 5.0
when compile a project, give this messege:
Error: VHDL Use Clause error at quartustest.vhd(6): design library "IEEE"
does not contain primary unit "std_logic_textio"
how can i solve?


Reply With Quote
  #2 (permalink)  
Old 11-23-2006, 03:08 AM
Ajeetha
Guest
 
Posts: n/a
Default Re: Error: VHDL Use Clause error at quartustest.vhd(6): design library "IEEE" does not contain primary unit "std_logic_textio"

TEXTIO is intended for simulation alone, not for synthesis, since
Quartus is a synthesizer it doesn't like it. Why do you have that in
your RTL file? Or may be you are passing your tetsbench file to
Quartus?

Regards
Ajeetha, CVC
www.noveldv.com
feiyang wrote:
> use quartus 5.0
> when compile a project, give this messege:
> Error: VHDL Use Clause error at quartustest.vhd(6): design library "IEEE"
> does not contain primary unit "std_logic_textio"
> how can i solve?


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Error using SOPC builder - "Custom SDRAM" with 8-bits gives error with Signal "az_be_n" [email protected] FPGA 1 10-19-2007 07:56 PM
"Implement Design" Error on ISE 6.3 webpack gallen FPGA 1 04-26-2005 09:24 PM
"Error loading design" error thomasc Verilog 5 03-07-2005 08:22 AM
Warning: FlipFlops/Latches "/"ADR_reg<0>"/Q_reg" are set/reset by "". (FPGA-GSRMAP-14) Martin Bammer VHDL 0 11-17-2003 11:28 PM
"clean" or "unprotected" versions of AHDL2X, SYNTHX from Xilinx (ABL2XNF sub tools) Bill Smith FPGA 0 11-10-2003 11:17 PM


All times are GMT +1. The time now is 02:45 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved