FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-22-2006, 09:49 AM
Niv
Guest
 
Posts: n/a
Default Data checking

Hi all, I need to transfer 64 bit data from a FLASH to a 32 bit FIFO,
embedded in FPGA, (very slow FLASH access, burst out FIFO to CPU when
FIFO full etc, FIFO has two writes per FLASH read). However, I also
want to check the data has transferred out of the FLASH without errors.

So, assuming 32 bit data operations, is it best to just successively
XOR each 32 bit value over my block transfer size (up to 1M x 64 = 8M
bytes) and compare to a preloaded value, or to perform
a 32 bit CRC (parallel implementation) on each 32 bit value and then
compare?

i.e. which is the most robust method for error detection for this
largish block size, (not worried about error correction).

Regards, Kev P.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Bitfile checking Walters FPGA 6 10-29-2007 09:43 PM
Data checking Niv VHDL 4 11-28-2006 01:27 AM
Checking syntax GaLaKtIkUs™ FPGA 1 08-25-2006 01:51 AM
Equivalence checking Rick Jackson VHDL 5 11-24-2005 09:38 AM
Equivalence checking Rick Jackson Verilog 5 11-24-2005 09:38 AM


All times are GMT +1. The time now is 07:03 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved