FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-18-2006, 09:15 PM
Guest
 
Posts: n/a
Default CONV_INTEGER ERROR

I am trying to get the simulation running for a design I inherited and
I keep getting the following compilation errors in Model Sim...

** Error: Top/Test/Models/Emb_aes.vhd(106): No feasible entries for
subprogram "conv_integer".
** Error: Top/Test/Models/Emb_aes.vhd(108): No feasible entries for
subprogram "conv_integer".
** Error: Top/Test/Models/Emb_aes.vhd(110): No feasible entries for
subprogram "conv_integer".
** Error: Top/Test/Models/Emb_aes.vhd(112): No feasible entries for
subprogram "conv_integer".
** Error: Top/Test/Models/Emb_aes.vhd(114): No feasible entries for
subprogram "conv_integer".

The lines containing the errors are shown below where the signal
"frame" is of type std_logic_vector(64 downto 0).

write(write_line, conv_integer(frame(29)));
write(write_line, conv_integer(frame(30)));
write(write_line, conv_integer(frame(31)));
write(write_line, conv_integer(frame(32)));
write(write_line, conv_integer(frame(33)));

I noticed other lines in the same process don't generate errors. Some
of those lines are shown below where CH0 and DA0 are std_logic_vector(1
downto 0) and (19 downto 0), respectively.

write(write_line, conv_integer(CH0));
write(write_line, conv_integer(DA0));

Is there an issue with using the conv_integer function with the value
being a single bit slice (a 1 or a 0) of a std_logic_vector??

Reply With Quote
  #2 (permalink)  
Old 10-18-2006, 10:03 PM
Paul Uiterlinden
Guest
 
Posts: n/a
Default Re: CONV_INTEGER ERROR

[email protected] wrote:


> Is there an issue with using the conv_integer function with the
> value being a single bit slice (a 1 or a 0) of a std_logic_vector??


Yes, conv_integer is only defined for std_logic_vector, not for
std_logic. What you can do is make a std_logic_vector with only one
element:

write(write_line, conv_integer(std_logic_vector'(0 => frame(29))));

(Assuming that frame is an array of std_logic_vector)

--
Paul.
www.aimcom.nl
Reply With Quote
  #3 (permalink)  
Old 10-18-2006, 10:28 PM
Guest
 
Posts: n/a
Default Re: CONV_INTEGER ERROR

Thanks. I figured as much but didn't see that stated anywhere.

I guess you could also do...
write(write_line, conv_integer(frame(29 downto 29)));


Paul Uiterlinden wrote:
> [email protected] wrote:
>
>
> > Is there an issue with using the conv_integer function with the
> > value being a single bit slice (a 1 or a 0) of a std_logic_vector??

>
> Yes, conv_integer is only defined for std_logic_vector, not for
> std_logic. What you can do is make a std_logic_vector with only one
> element:
>
> write(write_line, conv_integer(std_logic_vector'(0 => frame(29))));
>
> (Assuming that frame is an array of std_logic_vector)
>
> --
> Paul.
> www.aimcom.nl


Reply With Quote
  #4 (permalink)  
Old 10-18-2006, 11:17 PM
Paul Uiterlinden
Guest
 
Posts: n/a
Default Re: CONV_INTEGER ERROR

[email protected] wrote:

> Thanks. I figured as much but didn't see that stated anywhere.
>
> I guess you could also do...
> write(write_line, conv_integer(frame(29 downto 29)));


Ah, yes. That's even simpler. Works if you already have a
std_logic_vector.

If you just have a single bit (std_logic), you must use the
std_logic_vector'(0 => single_bit) trick.

--
Paul.
www.aimcom.nl
Reply With Quote
  #5 (permalink)  
Old 10-19-2006, 12:41 AM
Jim Lewis
Guest
 
Posts: n/a
Default Re: CONV_INTEGER ERROR

Ted,
You are working too hard. If you include the package:

use ieee.std_logic_textio.all ;

then you can write std_logic directly. Of course, you
if it is other than 0 or 1 it will print differently:

write(write_line, frame(29));

Cheers,
Jim

> I am trying to get the simulation running for a design I inherited and
> I keep getting the following compilation errors in Model Sim...
>
> ** Error: Top/Test/Models/Emb_aes.vhd(106): No feasible entries for
> subprogram "conv_integer".
> ** Error: Top/Test/Models/Emb_aes.vhd(108): No feasible entries for
> subprogram "conv_integer".
> ** Error: Top/Test/Models/Emb_aes.vhd(110): No feasible entries for
> subprogram "conv_integer".
> ** Error: Top/Test/Models/Emb_aes.vhd(112): No feasible entries for
> subprogram "conv_integer".
> ** Error: Top/Test/Models/Emb_aes.vhd(114): No feasible entries for
> subprogram "conv_integer".
>
> The lines containing the errors are shown below where the signal
> "frame" is of type std_logic_vector(64 downto 0).
>
> write(write_line, conv_integer(frame(29)));
> write(write_line, conv_integer(frame(30)));
> write(write_line, conv_integer(frame(31)));
> write(write_line, conv_integer(frame(32)));
> write(write_line, conv_integer(frame(33)));
>
> I noticed other lines in the same process don't generate errors. Some
> of those lines are shown below where CH0 and DA0 are std_logic_vector(1
> downto 0) and (19 downto 0), respectively.
>
> write(write_line, conv_integer(CH0));
> write(write_line, conv_integer(DA0));
>
> Is there an issue with using the conv_integer function with the value
> being a single bit slice (a 1 or a 0) of a std_logic_vector??
>



--
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ~~~~~~~~~~~
Jim Lewis
Director of Training mailto:[email protected]
SynthWorks Design Inc. http://www.SynthWorks.com
1-503-590-4787

Expert VHDL Training for Hardware Design and Verification
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ~~~~~~~~~~~
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
is conv_integer(unsigned(value)) synthesizable [email protected] FPGA 2 03-20-2006 03:26 AM
conv_integer Marco T. FPGA 4 02-28-2006 04:58 PM
CONV_INTEGER problems Giox VHDL 3 02-13-2006 10:18 AM
Simulation problem using CONV_INTEGER Giox FPGA 2 02-12-2006 03:10 PM
Quartus 5.0sp1 -- Error: Unexpected error in JTAG server -- errorcode 33 Tommy Thorn FPGA 1 07-12-2005 08:02 AM


All times are GMT +1. The time now is 09:58 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved