FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-13-2003, 12:53 PM
Vincent
Guest
 
Posts: n/a
Default compilation error with ModelSim

Hi,

I have the following error while trying to compile a program with Modelsim :
**Error: H:/ModelTech/OpenCore/RISCMCU/RISCMCU/vhdl/v_riscmcu.vhd(60):
Signal c must have only one source since it is connected to a buffer port.

c is a signal defined as the following : std_logic_vector(7 downto 0) and is
used for components instance later.

Do you have any idea to solve this ?

Vincent BRUYERE


Reply With Quote
  #2 (permalink)  
Old 09-14-2003, 08:50 PM
Jon
Guest
 
Posts: n/a
Default Re: compilation error with ModelSim

Hi Vincent,
From the message it sounds like the signal "C" can be driven by
multiple components without seeing what the signal "C" is connected
to I can't tell. Make sure that "C" is only driven by a single source
so it can not be connected to two ports of type buffer.

Jon

"Vincent" <[email protected]> wrote in message news:<[email protected]>...
> Hi,
>
> I have the following error while trying to compile a program with Modelsim :
> **Error: H:/ModelTech/OpenCore/RISCMCU/RISCMCU/vhdl/v_riscmcu.vhd(60):
> Signal c must have only one source since it is connected to a buffer port.
>
> c is a signal defined as the following : std_logic_vector(7 downto 0) and is
> used for components instance later.
>
> Do you have any idea to solve this ?
>
> Vincent BRUYERE

Reply With Quote
  #3 (permalink)  
Old 09-16-2003, 06:08 PM
Vincent
Guest
 
Posts: n/a
Default Re: compilation error with ModelSim

Hi Jon,

ok, thanks.
The signal c is declared as the following :
signal c: std_logic_vector(7 downto 0);

it is afterwards used in different components declaration :
c : in std_logic_vector(7 downto 0);
c : buffer std_logic_vector(7 downto 0);
c : inout std_logic_vector(7 downto 0);

i changed the 'buffer' type in 'in' type and it compiles...
what is buffer type and what equivalent type can be used instead ?

Vincent

"Jon" <[email protected]> a écrit dans le message de news:
[email protected]...
> Hi Vincent,
> From the message it sounds like the signal "C" can be driven by
> multiple components without seeing what the signal "C" is connected
> to I can't tell. Make sure that "C" is only driven by a single source
> so it can not be connected to two ports of type buffer.
>
> Jon
>
> "Vincent" <[email protected]> wrote in message

news:<[email protected]>...
> > Hi,
> >
> > I have the following error while trying to compile a program with

Modelsim :
> > **Error: H:/ModelTech/OpenCore/RISCMCU/RISCMCU/vhdl/v_riscmcu.vhd(60):
> > Signal c must have only one source since it is connected to a buffer

port.
> >
> > c is a signal defined as the following : std_logic_vector(7 downto 0)

and is
> > used for components instance later.
> >
> > Do you have any idea to solve this ?
> >
> > Vincent BRUYERE



Reply With Quote
  #4 (permalink)  
Old 09-17-2003, 02:30 AM
Jon
Guest
 
Posts: n/a
Default Re: compilation error with ModelSim

Hi Vincent,
Buffer is a type of output that allows you to use the output
internally to the block. I usually recommend that people stay away
from the buffer type and if they need to use the output inside their
code that they create another signal for internal use and also assign
it to their output port.

Jon
"Vincent" <[email protected]> wrote in message news:<[email protected]>...
> Hi Jon,
>
> ok, thanks.
> The signal c is declared as the following :
> signal c: std_logic_vector(7 downto 0);
>
> it is afterwards used in different components declaration :
> c : in std_logic_vector(7 downto 0);
> c : buffer std_logic_vector(7 downto 0);
> c : inout std_logic_vector(7 downto 0);
>
> i changed the 'buffer' type in 'in' type and it compiles...
> what is buffer type and what equivalent type can be used instead ?
>
> Vincent
>
> "Jon" <[email protected]> a écrit dans le message de news:
> [email protected]...
> > Hi Vincent,
> > From the message it sounds like the signal "C" can be driven by
> > multiple components without seeing what the signal "C" is connected
> > to I can't tell. Make sure that "C" is only driven by a single source
> > so it can not be connected to two ports of type buffer.
> >
> > Jon
> >
> > "Vincent" <[email protected]> wrote in message

> news:<[email protected]>...
> > > Hi,
> > >
> > > I have the following error while trying to compile a program with

> Modelsim :
> > > **Error: H:/ModelTech/OpenCore/RISCMCU/RISCMCU/vhdl/v_riscmcu.vhd(60):
> > > Signal c must have only one source since it is connected to a buffer

> port.
> > >
> > > c is a signal defined as the following : std_logic_vector(7 downto 0)

> and is
> > > used for components instance later.
> > >
> > > Do you have any idea to solve this ?
> > >
> > > Vincent BRUYERE

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
xilinx ise/edk/modelsim - what does compilation really do? Brad Parker FPGA 2 03-31-2007 12:06 AM
MXE compilation error [email protected] FPGA 0 03-16-2007 03:09 PM
Error 10170 syntax error during compilation Jughead Verilog 3 08-28-2006 07:32 AM
Compilation error YesMann FPGA 2 08-08-2003 01:51 PM


All times are GMT +1. The time now is 03:05 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved