FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > VHDL
Can Primetime work without constraints?

VHDL comp.lang.vhdl newsgroup / Usenet

LinkBack

Thread Tools

Display Modes

#1 (permalink)

03-16-2006, 09:44 PM

Fazela

Guest

Posts: n/a

Can Primetime work without constraints?

Hi Group,
I am a new user of Synopsys Primetime. I have a verilog design, on
which timing analysis is to be done. Now I am not aware of the maximum

register to register delay and so I do not understand as to what kind
of clock constraint should I apply. Can primetime analyse the design
and use a default clock or such if I dont give it one.

Thanks,
Fazela

Bookmarks

« loop filter in vhdl | Using Prime Time To Find All The Paths Of A Seq. Cir., Not Only the Critical Ones »

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Xilinx Constraints Editor doesn't work anymore?	CC	FPGA	0	01-24-2007 06:09 AM
Can primetime work without constraints?	Fazela	Verilog	5	03-20-2006 12:15 AM
A STA problem by PrimeTime	nig	Verilog	2	02-14-2004 04:44 AM
sdf generation primetime	kris	Verilog	2	02-02-2004 04:11 PM
Primetime	Sajan	VHDL	0	09-26-2003 12:43 PM

All times are GMT +1. The time now is 12:45 PM.