FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-17-2003, 06:32 PM
Yves Tchapda
Posts: n/a
Default Boundary scan clocking

Hi all,

Has anyone used BSD Architect to automate the boundary scan on an
ASIC. If so, how have you managed to apply timing constraints on the
boundary scan section (BS cell registers, instruction registers and
other internal registers)?

The clocking is so convoluted, with some registers clocked by clockdr
derived from the the shiftDR state (when data is being shifted) and
other registers clocked by updatedr derived from the update state.
These clocks are further gated by signals from the instruction
decoder. To make it worse, the update registers (clocked by a gated
version of updatedr) are connected to the shift registers clocked by
the a gated version of clockdr!

Any advice will be appreciated


Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
FPGA not in boundary scan Mike FPGA 7 11-29-2007 10:34 PM
use boundary scan in spartan-3 [email protected] FPGA 7 11-17-2006 03:27 PM
boundary scan, JTAG Austin Lesea FPGA 0 10-15-2006 11:23 PM
boundary scan Frank van Eijkelenburg FPGA 3 10-12-2006 02:01 AM
boundary scan example with spartan3 antonio bergnoli FPGA 0 03-14-2006 03:01 PM

All times are GMT +1. The time now is 12:34 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved