FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-02-2003, 11:04 AM
ramzi
Guest
 
Posts: n/a
Default about rejection time

are there so who can help me. My question is so easy ;-)

If I have an invertor gate ("not")
with this description (in an SDF file for example) :


delay : * 0->1 (rising):
* delay = 8
* r-limit = e-limit = 4 (rejection time)
* 1->0 (falling):
* delay = 6
* r-limit = e-limit = 4

what's the out-put, if the in-put is :
___ ________________
__/ \_/
0 3 4 9

is it this :
___________
\____________
0 8

or this :
_________________
\___________
0 3 4 9 12
(=4+8)


thank you in advance ...
Reply With Quote
  #2 (permalink)  
Old 11-02-2003, 05:16 PM
Jim Lewis
Guest
 
Posts: n/a
Default Re: about rejection time

Welcome to the web. Let me do your homework for you.
I think not.

This is a fairly simple problem to code,
why don't you try it.

If the class book is bad, get either J. Bhasker's,
"A VHDL Primer", or Peter Ashenden's, "A designer's
guide to VHDL." Read about signal assignments and
event queuing.

If you don't want to learn the material, don't take
the class - you are wasting your time.

If you are looking for information on VITAL, see
Doug Perry's book titled VHDL (I think third
edition).

Good Luck.
Jim
--
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ~~~~~~~~~~~
Jim Lewis
Director of Training mailto:[email protected]
SynthWorks Design Inc. http://www.SynthWorks.com
1-503-590-4787

Expert VHDL Training for Hardware Design and Verification
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ~~~~~~~~~~~



ramzi wrote:

> are there so who can help me. My question is so easy ;-)
>
> If I have an invertor gate ("not")
> with this description (in an SDF file for example) :
>
>
> delay : * 0->1 (rising):
> * delay = 8
> * r-limit = e-limit = 4 (rejection time)
> * 1->0 (falling):
> * delay = 6
> * r-limit = e-limit = 4
>
> what's the out-put, if the in-put is :
> ___ ________________
> __/ \_/
> 0 3 4 9
>
> is it this :
> ___________
> \____________
> 0 8
>
> or this :
> _________________
> \___________
> 0 3 4 9 12
> (=4+8)
>
>
> thank you in advance ...


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Which terms include the setup time and hold time in Xilinx ISE timinganalysis? [email protected] FPGA 0 12-04-2008 10:02 AM
If the input of the register will be intrigated by two signal time to time, how can i sovle this singal-conflicting project? GarderPains Verilog 0 11-12-2007 03:24 AM
Using time.h in EDK Eric FPGA 1 03-03-2006 01:35 AM
Rise time/fall time for Spartan3 clock inputs [email protected] FPGA 9 11-17-2005 03:54 PM
Converting High Rise Time clock to Low Rise time clock - Chellenge! Drew FPGA 6 07-23-2004 10:57 AM


All times are GMT +1. The time now is 11:40 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved