FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-16-2006, 03:07 AM
Nevo
Guest
 
Posts: n/a
Default You can improve the performance of the multiplier Mmult__mult0000 by adding 1 register level

When synthesizing my Verilog project in XST, I get the following INFO
message:

Synthesizing (advanced) Unit <ClockGenerator>.
Found pipelined multiplier on signal <_mult0000>:
- 1 pipeline level(s) found in a register connected to the multiplier
macro output.
Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the
multiplier Mmult__mult0000 by adding 1 register level(s).


I'm curious about the meaning of this message and how I might improve my
design.

Thanks,

-Nevo


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Standard for Verilog Register Transfer Level Synthesis [email protected] Verilog 1 05-22-2006 09:44 AM
Performance modeling viji_sandy Verilog 0 11-19-2005 02:24 AM
System-level Verification vs Module-level verification Neeraj Verilog 2 12-18-2004 01:46 PM
High Performance Register File mr_camel Verilog 3 04-29-2004 03:01 AM
Trying to monitor output of a register instantiates another register seanadams Verilog 1 02-11-2004 07:13 PM


All times are GMT +1. The time now is 02:06 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved