FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-16-2004, 12:23 AM
Neil
Guest
 
Posts: n/a
Default Why System Verilog


Can some one explain to me what is System Verilog and the advantages of
using it ?

Thanks
Niel

Reply With Quote
  #2 (permalink)  
Old 12-17-2004, 01:03 AM
Swapnajit Mittra
Guest
 
Posts: n/a
Default Re: Why System Verilog

Neil wrote:
> Can some one explain to me what is System Verilog and the advantages

of
> using it ?
>
> Thanks
> Niel


Lot of the noise that you are hearing are just that - they
are marketing noise. But once you get past that, there is not
much disagreement that this is perhaps the most concerted
effort to revamp Verilog (or, for that matter, any HDL)
that encompasses many important developments since the
last big revamp a decade ago i.e. 1364-1995. Three important
components of a design environment: testbench, assertion
and C interface along with basic syntax are brought under
the purview of a single language. Sure not everybody will
use everything, sure there are disagreements about the
implementation and nitty-gritty of syntaxes within the
working groups, but there are not much disagreement that
working under a single language helps you integrate the
components together without much hassle.

If you go to http://www.systemverilog.org, you will see a
lot of technical articles. Hope you will find that useful
to make a decision for yourself.

- Swapnajit.
--
SystemVerilog Interprocess Communication on Project VeriPage:
http://www.project-veripage.com/
For subscribing to Project VeriPage mailing list:
<URL: http://www.project-veripage.com/list/?p=subscribe&id=1>

Reply With Quote
  #3 (permalink)  
Old 12-17-2004, 06:20 PM
Neil
Guest
 
Posts: n/a
Default Re: Why System Verilog

Thanks you

Niel

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
System Verilog mode on Emacs! agape Verilog 1 12-03-2004 04:39 PM
System Verilog Swapnajit Mittra Verilog 0 11-02-2004 05:23 PM
System Verilog Russ Verilog 0 11-02-2004 03:21 PM
CONVERTOR - System C to Verilog vikshik Verilog 0 05-13-2004 07:21 AM
Is there a documentation system in verilog? KimH.K. Verilog 2 08-01-2003 08:44 AM


All times are GMT +1. The time now is 04:03 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved