FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-19-2005, 06:50 AM
Posts: n/a
Default Why do VHDL gate level models simulate slower than verilog

Hi Group,
I am not sure if this is the right group to post this
query,but I am doing it anyway.I am relatively new to VHDL and am tring
to understand why
VHDL gate level descriptions simulate slower than verilog models.I was
told that it was because how the VHDL model gets evaluated (delay
models) that makes it slower.I didnt quite follow this and if somebody
in the group could point me towards a more detailed explanation ,it
would be great.I would also like to know why do we see better VHDL
performace at behavioural descriptions(as compared to verilog
behavioural descriptions.).I am sorry if this has been discussed


Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Converting 'flat' gate level names to hierarchical names Paddy McCarthy Verilog 3 09-24-2004 07:34 PM
Analog designer needs help: flattening a gate-level verilog netlist Jackson Harvey Verilog 0 06-16-2004 09:41 PM
equivalent verilog gate level netlists? kris Verilog 2 01-29-2004 08:48 AM
Release of SPARK C-to-VHDL Parallelizing High Level Synthesis tool S Gupta Verilog 0 12-28-2003 08:04 PM
Looking for a Verilog or VHDL RAM Model(or FIFO) that models RAM Faults. Robert Posey Verilog 5 12-22-2003 07:13 PM

All times are GMT +1. The time now is 06:55 PM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved