FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-09-2007, 12:25 AM
Guest
 
Posts: n/a
Default Whether the iterator is reader or the writer

I have a design file as follows,



program test;

class t0 ;

bit [31:0] data[5000:0] ;

endclass



t0 u_t0 ;



initial

#100 ;



initial

for (int i ; i < 1000 ; i++)

u_t0 = new() ;



endprogram



My question is that whether the signal "i" in the "for" statement is
reader or writer of the initial block.

Could someone help me on this?

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Verilog Reader/Parser Henry Verilog 6 11-17-2004 09:11 AM
Verilog Netlest Reader Code, ATPG Code Robert Posey Verilog 0 11-20-2003 12:41 AM


All times are GMT +1. The time now is 06:26 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved