FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-28-2007, 02:37 PM
Guest
 
Posts: n/a
Default What is the meaning of dangling wire?

Sorry for the same.
But I seem to be confused with the construct

Reply With Quote
  #2 (permalink)  
Old 08-28-2007, 08:21 PM
Guest
 
Posts: n/a
Default Re: What is the meaning of dangling wire?

On Aug 28, 6:37 am, "[email protected]" <[email protected]>
wrote:
> Sorry for the same.
> But I seem to be confused with the construct


basically a net that is not doing it's job.

i think it is a net that is not connected to an input
or a net that is not connected to an input and output.





Reply With Quote
  #3 (permalink)  
Old 08-30-2007, 01:54 PM
Guest
 
Posts: n/a
Default Re: What is the meaning of dangling wire?

Are you talking of something like this

module top ( input a );
endmodule



Reply With Quote
  #4 (permalink)  
Old 08-30-2007, 04:20 PM
gabor
Guest
 
Posts: n/a
Default Re: What is the meaning of dangling wire?

On Aug 30, 8:54 am, "[email protected]" <[email protected]>
wrote:
> Are you talking of something like this
>
> module top ( input a );
> endmodule



That would be one example. It doesn't need to be in a module port
list.
In Verilog you can also have wires that are neither driven nor used.

More examples:

module top ( input a );
wire b
wire c
assign c = 1'b1;
endmodule

Here a is an unused input, presumably driven exernally. This
and c, which has an assignment but doesn't appear on the RHS
of any expression, are examples of wires with one end dangling.
Wire b is completely unconnected or dangling at both ends if
you like to think of it that way. Normally this example
would give warnings for each case, but no errors. Synthesis
tools may give you an error due to the complete lack of
synthesized logic in this example, but in the presence of
other normal logic, this would again just create warnings.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
The meaning and usage of `celldefine macro in Verilog Quang Anh Verilog 0 05-24-2007 05:33 PM
What is the meaning of abstract sychronous model [email protected] Verilog 0 04-19-2007 10:57 AM
What is the meaning of negative interconnect delay in sdf file [email protected] Verilog 2 01-10-2007 03:27 AM
DesignRules:331 Dangling RAMB16A output: (Help) rootz Verilog 4 02-04-2005 05:32 AM
Meaning of SWIFT acronym Jan Stuyt Verilog 1 01-14-2004 03:55 AM


All times are GMT +1. The time now is 11:52 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved