FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-23-2005, 10:44 PM
jg.lee
Guest
 
Posts: n/a
Default What does this error message mean ?

I am doing VCS-Nanosim Mixed simulation and the following error
messages occur. Even though this errors occur, simulation results seem
to be correct. I am looking for your comments.

[First Error Message ------------------------------------------]
Warning-[MASFNF] Module in analog setup file not found
Module 'LIB_C3' in analog setup file statement starting at
line 31 not found, ignored.

-> I do not use 'LIB_C3' module in current design. what is the "analog
setup file" ? How can I remove this error message ?


[Second Error Message ------------------------------------------]

*** $sdf_annotate() version 1.2R
*** SDF file: "/homes/XXXXX/WORKS/XXXXX/synth/run/netlist.sdf"
*** Annotation scope: test_top.i0
*** MTM selection: "MAXIMUM"
*** No SCALE FACTORS argument specified
*** No SCALE TYPE argument specified
*** SCALE FACTORS defaulted to "1.0:1.0:1.0":
*** SCALE TYPE defaulted to: "FROM_MTM"
*** Turnoff delay: "FROM_FILE"
*** Approximation (mipd) policy: "MAXIMUM"

*** SDF annotation begin: Tue Aug 23 21:24:35 2005


SDF Info: +pulse_r/100, +pulse_e/100 in effect
/homes/XXXXX/WORKS/XXXXX/synth/run/netlist.sdf:98, SDF Error: Instance
i2.l1 of type "NAN2D1" cannot be found under "test_top.i0"
/homes/XXXXX/WORKS/XXXXX/synth/run/netlist.sdf:108, SDF Error: Instance
i2.l0 of type "NAN2D1" cannot be found under "test_top.i0"
/homes/XXXXX/WORKS/XXXXX/synth/run/netlist.sdf:118, SDF Error: Instance
i2.gor of type "OR2D1" cannot be found under "test_top.i0"
/homes/XXXXX/WORKS/XXXXX/synth/run/netlist.sdf:128, SDF Error: Instance
i2.gnan of type "NAN2D1" cannot be found under "test_top.i0"
/homes/XXXXX/WORKS/XXXXX/synth/run/netlist.sdf:138, SDF Error: Instance
i1.l1 of type "NAN2D1" cannot be found under "test_top.i0"
/homes/XXXXX/WORKS/XXXXX/synth/run/netlist.sdf:148, SDF Error: Instance
i1.l0 of type "NAN2D1" cannot be found under "test_top.i0"
/homes/XXXXX/WORKS/XXXXX/synth/run/netlist.sdf:158, SDF Error: Instance
i1.gor of type "OR2D1" cannot be found under "test_top.i0"
/homes/XXXXX/WORKS/XXXXX/synth/run/netlist.sdf:168, SDF Error: Instance
i1.gnan of type "NAN2D1" cannot be found under "test_top.i0"
/homes/XXXXX/WORKS/XXXXX/synth/run/netlist.sdf:178, SDF Error: Instance
i0.l1 of type "NAN2D1" cannot be found under "test_top.i0"
/homes/XXXXX/WORKS/XXXXX/synth/run/netlist.sdf:188, SDF Error: Instance
i0.l0 of type "NAN2D1" cannot be found under "test_top.i0"
/homes/XXXXX/WORKS/XXXXX/synth/run/netlist.sdf:198, SDF Error: Instance
i0.gor of type "OR2D1" cannot be found under "test_top.i0"
/homes/XXXXX/WORKS/XXXXX/synth/run/netlist.sdf:208, SDF Error: Instance
i0.gnan of type "NAN2D1" cannot be found under "test_top.i0"

Total errors: 12
Total warnings: 0
*** SDF annotation completed: Tue Aug 23 21:24:35 2005

--> It seems that these modules are replace with hspice netlist module
and I think that the raplacement causes this error message. Anyway, is
there anyway to remove this error message although it does not concern
in simulation results ?

Truly appreciate.

Regards,

Jeong-Gun

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
icarus error message during code generation schellho Verilog 0 03-11-2005 10:16 PM
"Error loading design" error thomasc Verilog 5 03-07-2005 09:22 AM
sdf_annotate error message Vineet Verilog 1 04-28-2004 02:48 AM
message passing over AMBA Ricky Nite Verilog 0 10-22-2003 06:05 AM


All times are GMT +1. The time now is 03:38 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved