FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 02-14-2012, 07:08 PM
Member
 
Join Date: Jul 2009
Posts: 44
Default VPI memory model

a sparse memory model to reduce memory consumption ...
h---://bknpk.no-ip.biz/my_web/IP_STACK/sync_wr_VPI_memory.html
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
A synchronous write sparse memory model, written in VPI pini_7 Verilog 0 04-27-2010 07:23 AM
Using Samsung DDR2 memory with Xilinx Memory Interface Generator (MIG) [email protected] FPGA 1 07-14-2006 03:01 PM
Xilinx FPGA - Behaviorial Model Transferred Instead of Place-and-routed Model Chloe FPGA 4 12-07-2005 07:15 AM
simulating code loading in memory and jumping to memory sjulhes FPGA 7 11-28-2005 08:02 AM
How to simulate and model memory by using verilog? Li Yijun Verilog 5 07-30-2003 07:35 PM


All times are GMT +1. The time now is 07:59 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2019, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved