FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-29-2003, 12:09 PM
Milos Becvar
Guest
 
Posts: n/a
Default Verilog simulation library creation with Synopsys DC

Hi,

I am trying to import a design from Synopsys DC to Synopsys TetraMAX
ATPG tool, but it requires also "Verilog simulation models for all
library cells".
I was wondering wheather there is any easy way to generate a Verilog
functional simulation models for all library cells.
I found that "write_lib" command can generate simulation models in VHDL
but I have not found anything similar for Verilog.
I hope that there must be a simple way to solve this problem, besides
writing a necessary models by hand.

Many thanks for any help.

Milos Becvar

---------------------------------------
-- Assistant Professor
-- Czech Technical University in Prague
---------------------------------------

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Does Synopsys DC support IEEE Std. 1364-2001(Verilog HDL)? Peng Yu Verilog 1 07-30-2003 06:13 AM
Re: Could somebody introduce me some books on verilog and Synopsys DC? Jon Verilog 0 07-03-2003 04:42 PM
Re: Could somebody introduce me some books on verilog and Synopsys DC? Anil Dalwani Verilog 1 07-03-2003 07:26 AM


All times are GMT +1. The time now is 10:37 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved