FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-27-2004, 10:31 AM
Debbie Unger
Posts: n/a
Default verilog problem

> From: morteza ([email protected])
> Subject: verilog problem
> Newsgroups: comp.lang.verilog
> Date: 2004-06-12 04:16:59 PST
> I want to model large memories in verilog.But you know that for
> modeling for example 1M RAM memory about 32M in system is requierd.
> so it will be fine if we could model the RAM elements in PLI.
> can anyone help me for writing or finding such PLI?

Let me guess.
- You stole the software.
- But you don't know how to use it.
- So you ask legitimate users to help you by providing examples.

This is from the same guy who posts to "alt.crackers":
> From: morteza ([email protected])
> Subject: hacking passwords
> Newsgroups: alt.crackers
> Date: 2004-03-11 00:31:21 PST
> I want to hack a password. I examined all the ways I knew but I could not.
> please show me some new methods.
> Thank you...

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
verilog problem morteza Verilog 2 04-29-2005 10:49 PM
A very strange problem in verilog delay statement !! kapil_kaushik Verilog 3 07-16-2004 12:10 AM
verilog-mode AUTOINST problem allanwe Verilog 2 07-01-2004 03:20 AM
Verilog Assertion Problem New to Verilog Verilog 1 06-27-2003 10:42 AM

All times are GMT +1. The time now is 05:39 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved